{"id":"https://openalex.org/W6902891667","doi":"https://doi.org/10.7907/5n2n-0w58","title":"High-Level Synthesis and Rapid Prototyping of Asynchronous VLSI Systems","display_name":"High-Level Synthesis and Rapid Prototyping of Asynchronous VLSI Systems","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W6902891667","doi":"https://doi.org/10.7907/5n2n-0w58"},"language":"en","primary_location":{"id":"pmh:oai:thesis.library.caltech.edu:5393","is_oa":true,"landing_page_url":null,"pdf_url":"https://thesis.library.caltech.edu/5393/1/wong_catherine_grace_2004.pdf","source":{"id":"https://openalex.org/S4306402402","display_name":"CaltechTHESIS (California Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122411786","host_organization_name":"California Institute of Technology","host_organization_lineage":["https://openalex.org/I122411786"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Thesis"},"type":"dissertation","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://thesis.library.caltech.edu/5393/1/wong_catherine_grace_2004.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Wong, Catherine Grace","orcid":null},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wong, Catherine Grace","raw_affiliation_strings":["California Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"California Institute of Technology","institution_ids":["https://openalex.org/I122411786"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I122411786"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8531000018119812,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8531000018119812,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.047600001096725464,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.04050000011920929,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8629999756813049},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6735000014305115},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6431999802589417},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6255000233650208},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.6028000116348267},{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.5548999905586243},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.5425000190734863},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5421000123023987}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8629999756813049},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7569000124931335},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6735000014305115},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6431999802589417},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6255000233650208},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.6028000116348267},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.5548999905586243},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.5425000190734863},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5421000123023987},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.513700008392334},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5120999813079834},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5112000107765198},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36000001430511475},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.35019999742507935},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32330000400543213},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.3091999888420105},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.30790001153945923},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.30000001192092896},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.2987000048160553},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.27559998631477356},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2736999988555908},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.25839999318122864}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:thesis.library.caltech.edu:5393","is_oa":true,"landing_page_url":null,"pdf_url":"https://thesis.library.caltech.edu/5393/1/wong_catherine_grace_2004.pdf","source":{"id":"https://openalex.org/S4306402402","display_name":"CaltechTHESIS (California Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122411786","host_organization_name":"California Institute of Technology","host_organization_lineage":["https://openalex.org/I122411786"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Thesis"},{"id":"doi:10.7907/5n2n-0w58","is_oa":true,"landing_page_url":"https://doi.org/10.7907/5n2n-0w58","pdf_url":null,"source":{"id":"https://openalex.org/S7407050848","display_name":"Caltech Library","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"thesis"}],"best_oa_location":{"id":"pmh:oai:thesis.library.caltech.edu:5393","is_oa":true,"landing_page_url":null,"pdf_url":"https://thesis.library.caltech.edu/5393/1/wong_catherine_grace_2004.pdf","source":{"id":"https://openalex.org/S4306402402","display_name":"CaltechTHESIS (California Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122411786","host_organization_name":"California Institute of Technology","host_organization_lineage":["https://openalex.org/I122411786"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Thesis"},"sustainable_development_goals":[{"score":0.9131486415863037,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W6902891667.pdf","grobid_xml":"https://content.openalex.org/works/W6902891667.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0,144],"thesis":[1,145],"introduces":[2,147],"data-driven":[3],"decomposition":[4],"(DDD),":[5],"a":[6,27,98,108,115,132,148],"new":[7,99,103,149],"method":[8,20,127],"for":[9,105,151],"the":[10,18,62,70,92,180,188,205,209],"high-level":[11],"synthesis":[12,71],"of":[13,30,38,61,69,72,176,201,208],"asynchronous":[14,24,49,73,119,138,153,181],"VLSI":[15,74],"systems":[16],"and":[17,53,87,102,122,187],"first":[19],"to":[21,83,117,131],"target":[22],"high-performance":[23],"circuits.":[25],"Given":[26],"sequential":[28],"description":[29],"circuit":[31,78,100],"behavior,":[32],"DDD":[33,81],"produces":[34],"an":[35,137,142,152,168,198],"equivalent":[36],"network":[37],"communicating":[39],"processes":[40],"that":[41,80,111,193],"can":[42],"each":[43,58],"be":[44],"directly":[45],"implemented":[46],"as":[47,141],"fine-grained":[48],"pipeline":[50,59],"stages.":[51],"Control":[52],"datapath":[54],"are":[55],"integrated":[56],"within":[57],"stage":[60],"final":[63],"system.":[64,94,210],"We":[65,95],"present":[66],"many":[67],"aspects":[68],"systems,":[75],"including":[76],"general":[77],"templates":[79],"uses":[82],"estimate":[84],"low-level":[85],"performance":[86,109],"energy":[88,206],"metrics":[89],"while":[90],"optimizing":[91],"concurrent":[93],"also":[96,146],"introduce":[97],"model":[101],"techniques":[104],"slack":[106],"matching,":[107],"optimization":[110,199],"inserts":[112],"pipelining":[113],"into":[114],"system":[116],"modify":[118],"handshake":[120],"dynamics":[121],"increase":[123],"throughput.":[124],"The":[125,158,172],"entire":[126],"is":[128,160],"then":[129],"applied":[130],"complex":[133],"control":[134],"unit":[135],"from":[136],"8051":[139],"microcontroller,":[140],"example.":[143],"architecture":[150,159],"field-programmable":[154],"gate":[155],"array":[156],"(FPGA).":[157],"cluster-based":[161],"and,":[162],"unlike":[163],"most":[164],"FPGA":[165,178],"designs,":[166],"contains":[167],"entirely":[169],"delay-insensitive":[170],"interconnect.":[171],"basic":[173],"reconfigurable":[174,189],"cells":[175],"this":[177],"fit":[179],"pipeline-stage":[182],"circuit-template":[183],"used":[184],"by":[185,197],"DDD,":[186,202],"clusters":[190],"include":[191],"circuitry":[192],"implements":[194],"features":[195],"assumed":[196],"phase":[200],"which":[203],"reduces":[204],"consumption":[207]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2025-10-10T00:00:00"}