{"id":"https://openalex.org/W3028211873","doi":"https://doi.org/10.7148/2020-0368","title":"3D-Stacked Memory For Shared-Memory Multithreaded Workloads","display_name":"3D-Stacked Memory For Shared-Memory Multithreaded Workloads","publication_year":2020,"publication_date":"2020-05-22","ids":{"openalex":"https://openalex.org/W3028211873","doi":"https://doi.org/10.7148/2020-0368","mag":"3028211873"},"language":"en","primary_location":{"id":"doi:10.7148/2020-0368","is_oa":false,"landing_page_url":"https://doi.org/10.7148/2020-0368","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ECMS 2020 Proceedings edited by Mike Steglich, Christian Mueller, Gaby Neumann, Mathias Walther","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://norma.ncirl.ie/4215/1/3D-stacked%20memory%20for%20shared-memory%20multithreaded%20workloads%20article.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087701164","display_name":"Sourav Bhattacharya","orcid":"https://orcid.org/0000-0001-9670-5264"},"institutions":[{"id":"https://openalex.org/I104546213","display_name":"National College of Ireland","ror":"https://ror.org/02qzs9336","country_code":"IE","type":"education","lineage":["https://openalex.org/I104546213"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Sourav Bhattacharya","raw_affiliation_strings":["Cloud Competency Centre, National College of Ireland"],"affiliations":[{"raw_affiliation_string":"Cloud Competency Centre, National College of Ireland","institution_ids":["https://openalex.org/I104546213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088758379","display_name":"Horacio Gonz\u00e1lez\u2013V\u00e9lez","orcid":"https://orcid.org/0000-0003-0241-6053"},"institutions":[{"id":"https://openalex.org/I104546213","display_name":"National College of Ireland","ror":"https://ror.org/02qzs9336","country_code":"IE","type":"education","lineage":["https://openalex.org/I104546213"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Horacio Gonzalez-Velez","raw_affiliation_strings":["Cloud Competency Centre, National College of Ireland"],"affiliations":[{"raw_affiliation_string":"Cloud Competency Centre, National College of Ireland","institution_ids":["https://openalex.org/I104546213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5087701164"],"corresponding_institution_ids":["https://openalex.org/I104546213"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06282797,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"368","last_page":"375"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8075931072235107},{"id":"https://openalex.org/keywords/parsec","display_name":"Parsec","score":0.663874089717865},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6359750032424927},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5918925404548645},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5829900503158569},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5687674283981323},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5486983060836792},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5210070610046387},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4921809732913971},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.49048730731010437},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4773155152797699},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4763087034225464},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.47420957684516907},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.46447837352752686},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46422192454338074},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4448791742324829},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.44219210743904114},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.43856024742126465},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4163210391998291},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3177241086959839},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.302553653717041},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27039462327957153},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.19553270936012268}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8075931072235107},{"id":"https://openalex.org/C44060867","wikidata":"https://www.wikidata.org/wiki/Q12129","display_name":"Parsec","level":3,"score":0.663874089717865},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6359750032424927},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5918925404548645},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5829900503158569},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5687674283981323},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5486983060836792},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5210070610046387},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4921809732913971},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.49048730731010437},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4773155152797699},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4763087034225464},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.47420957684516907},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.46447837352752686},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46422192454338074},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4448791742324829},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.44219210743904114},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.43856024742126465},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4163210391998291},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3177241086959839},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.302553653717041},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27039462327957153},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.19553270936012268},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C150846664","wikidata":"https://www.wikidata.org/wiki/Q7602306","display_name":"Stars","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.7148/2020-0368","is_oa":false,"landing_page_url":"https://doi.org/10.7148/2020-0368","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ECMS 2020 Proceedings edited by Mike Steglich, Christian Mueller, Gaby Neumann, Mathias Walther","raw_type":"proceedings-article"},{"id":"pmh:oai:norma.ncirl.ie:4215","is_oa":true,"landing_page_url":null,"pdf_url":"https://norma.ncirl.ie/4215/1/3D-stacked%20memory%20for%20shared-memory%20multithreaded%20workloads%20article.pdf","source":{"id":"https://openalex.org/S7407055118","display_name":"NORMA","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":{"id":"pmh:oai:norma.ncirl.ie:4215","is_oa":true,"landing_page_url":null,"pdf_url":"https://norma.ncirl.ie/4215/1/3D-stacked%20memory%20for%20shared-memory%20multithreaded%20workloads%20article.pdf","source":{"id":"https://openalex.org/S7407055118","display_name":"NORMA","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3028211873.pdf"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W2048031802","https://openalex.org/W2126569725","https://openalex.org/W2167233984","https://openalex.org/W2169040626","https://openalex.org/W2265697844","https://openalex.org/W2338973660","https://openalex.org/W2617610029","https://openalex.org/W2622164283","https://openalex.org/W2753463544","https://openalex.org/W2770435217","https://openalex.org/W2912837441","https://openalex.org/W2917493599","https://openalex.org/W3009643182","https://openalex.org/W3146763006","https://openalex.org/W3191916678","https://openalex.org/W4237609491","https://openalex.org/W4243790080","https://openalex.org/W4249654426","https://openalex.org/W4250408708"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W2065759842","https://openalex.org/W2557931434","https://openalex.org/W2185658074","https://openalex.org/W2907559171","https://openalex.org/W2023569851","https://openalex.org/W2896161911","https://openalex.org/W1805046480","https://openalex.org/W2090814603","https://openalex.org/W4233816696"],"abstract_inverted_index":{"This":[0],"paper":[1],"aims":[2],"to":[3,35,45],"address":[4],"the":[5,12,33,54],"issue":[6],"of":[7,14,32,53,82],"CPU-memory":[8],"intercommunication":[9],"latency":[10],"with":[11],"help":[13],"3D":[15,56],"stacked":[16,57],"memory.":[17],"We":[18,38,60],"propose":[19],"a":[20,25,41,70],"3D-stacked":[21],"memory":[22,58,88],"configuration,":[23],"where":[24],"DRAM":[26],"module":[27],"is":[28],"mounted":[29],"on":[30],"top":[31],"CPU":[34],"reduce":[36],"latency.":[37],"have":[39,61],"used":[40],"comprehensive":[42],"simulation":[43],"environment":[44],"assure":[46],"both":[47],"fabrication":[48],"feasibility":[49],"and":[50],"energy":[51],"efficiency":[52],"proposed":[55,64],"modules.":[59],"evaluated":[62],"our":[63],"architecture":[65],"by":[66],"running":[67],"PARSEC":[68],"2.1,":[69],"benchmark":[71],"suite":[72],"for":[73],"shared-memory":[74],"multithreaded":[75],"workloads.":[76],"The":[77],"results":[78],"demonstrate":[79],"an":[80],"average":[81],"40%":[83],"improvement":[84],"over":[85],"conventional":[86],"DDR3/4":[87],"architectures.":[89]},"counts_by_year":[],"updated_date":"2026-03-11T14:59:36.786465","created_date":"2025-10-10T00:00:00"}