{"id":"https://openalex.org/W2113575975","doi":"https://doi.org/10.5555/827245.827343","title":"Robust Implementation and Statistical Modeling of a VI-Converter","display_name":"Robust Implementation and Statistical Modeling of a VI-Converter","publication_year":2000,"publication_date":"2000-09-18","ids":{"openalex":"https://openalex.org/W2113575975","doi":"https://doi.org/10.5555/827245.827343","mag":"2113575975"},"language":"en","primary_location":{"id":"mag:2113575975","is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/document/876012/","pdf_url":null,"source":{"id":"https://openalex.org/S4306420984","display_name":"Symposium on Integrated Circuits and Systems Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Symposium on Integrated Circuits and Systems Design","raw_type":null},"type":"article","indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078952932","display_name":"Achim Graupner","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Achim Graupner","raw_affiliation_strings":["Dept. of Electr. Eng., Tech. Univ. Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., Tech. Univ. Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110046407","display_name":"Ren\u00e9 Sch\u00fcffny","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ren\u00e9 Sch\u00fcffny","raw_affiliation_strings":["Dept. of Electr. Eng., Tech. Univ. Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., Tech. Univ. Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8279,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.79775281,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"83","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.7482184171676636},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.6268494129180908},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5870814919471741},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5431780219078064},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5347389578819275},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5242857336997986},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.43757447600364685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41452547907829285},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36245933175086975},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.34440189599990845},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.29487961530685425},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2826581299304962},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.11342525482177734}],"concepts":[{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.7482184171676636},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.6268494129180908},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5870814919471741},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5431780219078064},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5347389578819275},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5242857336997986},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.43757447600364685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41452547907829285},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36245933175086975},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.34440189599990845},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.29487961530685425},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2826581299304962},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.11342525482177734}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2113575975","is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/document/876012/","pdf_url":null,"source":{"id":"https://openalex.org/S4306420984","display_name":"Symposium on Integrated Circuits and Systems Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"Symposium on Integrated Circuits and Systems Design","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W200398567","https://openalex.org/W1985493476","https://openalex.org/W2000889530","https://openalex.org/W2116805910","https://openalex.org/W2140823559","https://openalex.org/W2219923910"],"related_works":["https://openalex.org/W2112194722","https://openalex.org/W2118666989","https://openalex.org/W2124987024","https://openalex.org/W2156725965","https://openalex.org/W1538926414","https://openalex.org/W3211284236","https://openalex.org/W2144893411","https://openalex.org/W2114131267","https://openalex.org/W2134771635","https://openalex.org/W2160311824","https://openalex.org/W777751476","https://openalex.org/W1985384298","https://openalex.org/W2128927992","https://openalex.org/W2948567120","https://openalex.org/W1879478417","https://openalex.org/W2146148290","https://openalex.org/W2134102010","https://openalex.org/W2143754333","https://openalex.org/W1995897070","https://openalex.org/W2123747302"],"abstract_inverted_index":{"A":[0],"VI-converter":[1,76],"is":[2,44,51,59,77],"presented":[3],"with":[4],"adjustable":[5],"transconductance":[6],"suited":[7],"for":[8],"low-power":[9],"operation":[10],"through":[11],"transistors":[12],"biased":[13],"in":[14,79],"weak":[15],"and":[16,46],"moderate":[17],"inversion.":[18],"It":[19],"can":[20,98],"process":[21],"unipolar":[22],"differential":[23],"input":[24,35],"voltages":[25],"or":[26],"perform":[27],"a":[28,33,47,72,80],"correlated":[29],"double":[30],"sampling":[31],"on":[32,85],"single-ended":[34,95],"signal.":[36],"The":[37,57,75,93],"influence":[38],"of":[39],"random":[40],"device":[41],"parameter":[42],"variation":[43],"considered":[45],"robust":[48],"circuit":[49,58],"topology":[50],"suggested":[52],"which":[53,65],"highly":[54],"compensates":[55],"it.":[56],"statistically":[60],"characterized":[61],"using":[62],"variance":[63],"calculation":[64],"requires":[66],"much":[67],"less":[68],"computational":[69],"effort":[70],"than":[71],"Monte-Carlo":[73],"analysis.":[74],"implemented":[78],"0.6":[81],"/spl":[82,88,103],"mu/m":[83],"technology":[84],"48/spl":[86],"times/90":[87],"mu/m/sup":[89],"2/":[90],"silicon":[91],"area.":[92],"maximum":[94],"output":[96],"current":[97],"be":[99],"up":[100],"to":[101],"1":[102],"mu/A":[104],"at":[105],"5":[106],"V":[107],"supply":[108],"voltage.":[109]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}