{"id":"https://openalex.org/W1889023997","doi":"https://doi.org/10.5075/epfl-thesis-5360","title":"Towards Multi-Fabric 3D Integration Architectures","display_name":"Towards Multi-Fabric 3D Integration Architectures","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W1889023997","doi":"https://doi.org/10.5075/epfl-thesis-5360","mag":"1889023997"},"language":"en","primary_location":{"id":"pmh:oai:infoscience.epfl.ch:181211","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/181211","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"type":"article","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/181211","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103214059","display_name":"Panagiotis Athanasopoulos","orcid":"https://orcid.org/0000-0002-1160-1624"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Athanasopoulos, Panagiotis","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5103214059"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06930019,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6752607822418213},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.6475627422332764},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5712420344352722},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5444865822792053},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4969010651111603},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.44564545154571533},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.4132135212421417},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4069351553916931},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3867492079734802}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6752607822418213},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.6475627422332764},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5712420344352722},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5444865822792053},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4969010651111603},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.44564545154571533},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.4132135212421417},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4069351553916931},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3867492079734802},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:infoscience.epfl.ch:181211","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/181211","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"doi:10.5075/epfl-thesis-5360","is_oa":true,"landing_page_url":"https://doi.org/10.5075/epfl-thesis-5360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Dissertation"},{"id":"mag:1889023997","is_oa":false,"landing_page_url":"https://infoscience.epfl.ch/record/181211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:181211","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/181211","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2941326960","https://openalex.org/W2005032370","https://openalex.org/W3003711841","https://openalex.org/W2078075252","https://openalex.org/W2297587331","https://openalex.org/W2271908728","https://openalex.org/W2014030893","https://openalex.org/W2244231008","https://openalex.org/W3148322066","https://openalex.org/W1995913098","https://openalex.org/W1548651493","https://openalex.org/W3150130222","https://openalex.org/W2169016006","https://openalex.org/W2082032402","https://openalex.org/W2145163878","https://openalex.org/W2896945404","https://openalex.org/W2437849894","https://openalex.org/W2758224255","https://openalex.org/W2281561922","https://openalex.org/W3176278038"],"abstract_inverted_index":{"The":[0,85,150,181,266,303,323,447,493,523,529,548,622,686,719,837,851],"main":[1,156],"aim":[2],"of":[3,11,29,82,91,95,104,107,142,171,228,249,273,352,416,426,432,440,453,457,478,501,516,546,557,571,639,673,732,768,784,807,849,858,865],"this":[4,255,371,517,777,866],"thesis":[5,204],"is":[6,48,70,87,117,173,195,496,531,730],"to":[7,15,72,120,126,145,209,217,261,300,310,346,403,409,428,465,586,651,757,799,824],"examine":[8],"the":[9,23,27,58,65,79,83,92,96,102,105,140,147,247,294,312,329,350,360,367,374,382,396,412,423,436,451,476,479,509,527,536,543,551,569,579,587,626,648,661,666,671,674,682,697,762,771,785,831,859,862],"advantages":[10],"3D":[12,46,125,129,148,210,278,288,301,716,725,764,839],"stacking":[13,154,172,232,452],"applied":[14],"microprocessors":[16,31],"and":[17,43,194,212,280,349,354,363,390,482,511,514,614,643,678,710,750,792,797,827,835,861],"related":[18],"integrated":[19],"microprocessor":[20,114],"systems":[21,130],"in":[22,56,463,490,578,637,776],"architectural":[24],"level.":[25],"In":[26,254,395,660],"succession":[28],"years":[30],"are":[32,736,795],"aiming":[33],"towards":[34],"lower":[35],"power":[36],"consumption,":[37],"increased":[38,44,759],"performance,":[39],"reduced":[40],"form":[41,146],"factor":[42],"integration.":[45],"technology":[47,51,75],"an":[49,207,298,458,584,758],"emerging":[50],"that":[52,233,484,540,560,595,625,735],"can":[53,131,486,596,704,779,841],"provide":[54],"improvements":[55],"all":[57],"aforementioned":[59],"areas.":[60],"For":[61],"conventional":[62],"process":[63],"scaling,":[64],"signal":[66],"delay":[67,642],"time":[68,495],"(RC)":[69],"expected":[71],"increase":[73,94,103],"with":[74,160,206,224,246,269,282,498,610,631,746,845],"node":[76],"mostly":[77],"from":[78,535,554],"increasing":[80],"resistance":[81],"wires.":[84],"situation":[86],"more":[88,192],"exaggerated":[89],"because":[90],"constant":[93],"interconnect":[97,108],"length":[98],"as":[99,101,176,198,342,386,443,600,602,707],"well":[100,601],"number":[106,425,431],"layers":[109,143,193,357],"used.":[110],"Thus,":[111],"mainly":[112],"for":[113,237,277,316,328,550,564,593,715,761,830],"systems,":[115],"it":[116,680],"most":[118,413],"important":[119],"focus":[121],"primarily":[122],"on":[123,139,455,519,681,753],"using":[124,370,460,813],"reduce":[127,311],"wiring.":[128],"be":[132,244,705,825],"divided":[133],"into":[134],"two":[135,190,606,611,808],"basic":[136],"categories":[137],"based":[138],"type":[141,170,272],"stacked":[144,289,726],"entity.":[149],"first":[151,295],"generically":[152],"includes":[153],"cache,":[155],"memory":[157,219,332,361,368,418,751],"or":[158,191],"devices":[159],"similar":[161],"functions":[162],"onto":[163],"a":[164,186,225,257,270,283,307,326,337,387,401,430,499,532,555,589,708,723,781,846,855],"high-":[165],"performance":[166,264,510],"logic":[167,187],"device.":[168],"This":[169,203,702],"usually":[174,196],"referred":[175,197],"\u201clogic":[177,199,229,285],"+":[178,200,230,286],"memory\u201d":[179,231],"stacking.":[180,202,836],"second":[182,304],"category":[183],"involves":[184],"splitting":[185],"area":[188,314,376,512,644,695],"between":[189,359,503],"logic\u201d":[201,287],"commences":[205],"introduction":[208,299],"ICs":[211],"continues":[213,268],"by":[214,336,377,567,670,738],"demonstrating":[215],"ways":[216],"improve":[218,561],"organization.":[220],"It":[221,604],"then":[222,828],"proceeds":[223],"unique":[226],"way":[227],"provides":[234],"interesting":[235],"opportunities":[236,241],"FPGA":[238,263,459],"implementations.":[239,446],"Such":[240,420],"may":[242],"best":[243],"exploited":[245],"use":[248,351,415,570],"DSP":[250,259,538,591,627,635,658],"blocks":[251,539],"within":[252],"FPGAs.":[253,547],"context,":[256],"novel":[258,271],"block":[260,592,628,636],"enhance":[262,542],"follows.":[265],"Thesis":[267,860],"link":[274,684,690],"especially":[275],"useful":[276],"integration":[279,773],"concludes":[281],"modular":[284,724],"multi-processor":[290,727,744],"platform.":[291],"More":[292],"specifically":[293],"chapter":[296,305,398,449,525,581,721,853],"consists":[297],"ICs.":[302],"presents":[306,722],"systematic":[308],"technique":[309,324],"silicon":[313,375],"required":[315],"AVS-enhanced":[317],"ISEs":[318],"without":[319,391],"compromising":[320],"I/O":[321],"bandwidth.":[322,419],"combines":[325,605],"search":[327],"lowest":[330],"cost":[331],"system":[333,362,481,518,840],"organization,":[334],"followed":[335],"data":[338,384,405],"layout":[339],"phase":[340],"(formulated":[341],"LICCA\u2014a":[343],"problem":[344],"akin":[345],"graph":[347],"coloring),":[348],"input":[353],"output":[355],"alignment":[356],"placed":[358],"ISE":[364],"logic.":[365,621],"Optimizing":[366],"subsystem":[369],"approach":[372,703,774],"reduces":[373],"around":[378],"36%":[379],"while":[380,434,646],"maintaining":[381,435],"same":[383,437],"bandwidth":[385,668,848],"multi-port":[388],"memory,":[389],"clock":[392],"frequency":[393],"degradation.":[394],"next":[397,448,524,662,720],"we":[399,485,582,664],"propose":[400,583],"methodology":[402],"generate":[404],"accumulation":[406],"architectures":[407,421],"achieving,":[408],"our":[410,491],"knowledge,":[411],"efficient":[414,711],"available":[417],"require":[422],"minimum":[424],"cycles":[427],"complete":[429],"computations":[433],"maximum":[438],"rate":[439],"computation":[441],"completion":[442],"state-of-the-art":[444],"known":[445],"proposes":[450],"DRAM":[454],"top":[456],"face-to-face":[461],"bonding":[462],"order":[464],"cache":[466,487],"future":[467],"configurations,":[468],"thereby":[469],"reducing":[470],"reconfiguration":[471,494],"time.":[472],"We":[473,505],"have":[474,506,821],"established":[475],"feasibility":[477],"proposed":[480,687,796,838],"determined":[483],"289":[488],"configurations":[489],"system.":[492],"60ns,":[497],"latency":[500],"8.42\u03bcs":[502],"reconfigurations.":[504],"also":[507],"evaluated":[508],"costs":[513],"benefits":[515],"three":[520],"multimedia":[521],"benchmarks.":[522],"discusses":[526],"FPCT.":[528],"FPCT":[530,552],"radical":[533],"departure":[534],"traditional":[537,698],"currently":[541],"arithmetic":[544,562],"functionality":[545],"motivation":[549],"originates":[553],"set":[556],"dataflow":[558],"transformations":[559],"circuits":[563],"ASIC":[565],"synthesis":[566],"maximizing":[568],"carry-":[572],"save":[573],"addition":[574,599,654],"whenever":[575],"possible.":[576],"Next,":[577],"following":[580],"enhancement":[585],"FPCT,":[588],"new":[590],"FPGAs":[594],"perform":[597],"multi-input":[598,653],"multiplication.":[603],"bypassable":[607],"9x9-bit":[608],"PPGs":[609],"4-CSlice":[612],"half-FPCTs":[613],"some":[615],"fixed":[616],"function":[617],"partial":[618],"product":[619],"compression":[620],"experiments":[623],"show":[624],"remains":[629],"competitive":[630],"Altera\u2019s":[632],"Stratix":[633],"II":[634],"terms":[638],"critical":[640],"path":[641],"utilization;":[645],"retaining":[647],"FPCT\u2019s":[649],"ability":[650],"accelerate":[652],"operations,":[655],"unlike":[656],"existing":[657],"blocks.":[659],"chapter,":[663],"exploit":[665],"large":[667],"offered":[669],"state":[672],"art":[675],"TSV":[676,833],"technology,":[677],"utilize":[679],"inter-tier":[683,688,712],"design.":[685],"quasi-serial":[689],"achieves":[691],"five":[692],"times":[693],"less":[694],"than":[696],"synchronous":[699],"parallel":[700],"link.":[701],"considered":[706],"low-cost":[709],"communication":[713],"solution":[714],"NoC":[717],"designs.":[718],"platform":[728],"which":[729],"composed":[731],"identical":[733],"dies":[734,745,820],"interconnected":[737],"TSVs.":[739],"Stacking":[740],"identical,":[741],"fully":[742],"testable":[743],"4":[747],"processing":[748],"elements":[749],"units":[752],"each":[754],"die,":[755],"leads":[756],"yield":[760],"final":[763,852],"system,":[765],"built":[766],"out":[767],"KGD.":[769],"Moreover":[770],"homogeneous":[772],"presented":[775],"work":[778],"offer":[780],"significant":[782],"reduction":[783],"Non":[786],"Recurring":[787],"Engineering":[788],"cost.":[789],"Coherent":[790],"design":[791],"testing":[793],"strategies":[794],"demonstrated":[798],"ensure":[800],"robust":[801],"operation.":[802],"A":[803],"test":[804],"vehicle,":[805],"consisting":[806],"layers,":[809],"has":[810],"been":[811,822],"fabricated":[812],"standard":[814],"UMC":[815],"90nm":[816],"CMOS":[817],"process.":[818],"Single":[819],"tested":[823],"functional,":[826],"processed":[829],"in-house":[832],"fabrication":[834],"operate":[842],"at":[843],"400MHz,":[844],"vertical":[847],"3.2Gbps.":[850],"offers":[854],"contribution":[856],"summary":[857],"extracted":[863],"conclusions":[864],"work.":[867]},"counts_by_year":[],"updated_date":"2026-07-23T05:56:39.545243","created_date":"2025-10-10T00:00:00"}