{"id":"https://openalex.org/W6966821475","doi":"https://doi.org/10.5075/epfl-thesis-1476","title":"Spyder : a reconfigurable processor development system","display_name":"Spyder : a reconfigurable processor development system","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W6966821475","doi":"https://doi.org/10.5075/epfl-thesis-1476"},"language":"en","primary_location":{"id":"pmh:oai:doc.rero.ch:7651","is_oa":false,"landing_page_url":"http://library.epfl.ch/theses/?nr=1476","pdf_url":null,"source":{"id":"https://openalex.org/S4306400148","display_name":"reroDoc Digital Library","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},"type":"dissertation","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/31954","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Iseli, Christian","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Iseli, Christian","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.1688999980688095,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.1688999980688095,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.14710000157356262,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.11810000240802765,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7509999871253967},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.48429998755455017},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4036000072956085},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.3822000026702881},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.3693000078201294},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.359499990940094},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.35350000858306885},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3294000029563904},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.3206000030040741}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8400999903678894},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7509999871253967},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.48429998755455017},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.459199994802475},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42289999127388},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41359999775886536},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4036000072956085},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.3822000026702881},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.3693000078201294},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.359499990940094},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.35350000858306885},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3294999897480011},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3294000029563904},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.3206000030040741},{"id":"https://openalex.org/C52027705","wikidata":"https://www.wikidata.org/wiki/Q6805986","display_name":"Media processor","level":4,"score":0.320499986410141},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.32010000944137573},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30790001153945923},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.3037000000476837},{"id":"https://openalex.org/C37749351","wikidata":"https://www.wikidata.org/wiki/Q3181395","display_name":"Information processor","level":3,"score":0.30169999599456787},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.29789999127388},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.2870999872684479},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.28630000352859497},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.28349998593330383},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.2809000015258789},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.27810001373291016},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.2775000035762787},{"id":"https://openalex.org/C2776542497","wikidata":"https://www.wikidata.org/wiki/Q5266672","display_name":"Development (topology)","level":2,"score":0.2628999948501587},{"id":"https://openalex.org/C2982832238","wikidata":"https://www.wikidata.org/wiki/Q5531640","display_name":"General purpose","level":2,"score":0.25870001316070557},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.25679999589920044},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2517000138759613}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:doc.rero.ch:7651","is_oa":false,"landing_page_url":"http://library.epfl.ch/theses/?nr=1476","pdf_url":null,"source":{"id":"https://openalex.org/S4306400148","display_name":"reroDoc Digital Library","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:oai:infoscience.epfl.ch:31954","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/31954","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5124864","host_organization_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","host_organization_lineage":["https://openalex.org/I5124864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"doi:10.5075/epfl-thesis-1476","is_oa":true,"landing_page_url":"https://doi.org/10.5075/epfl-thesis-1476","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5124864","host_organization_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","host_organization_lineage":["https://openalex.org/I5124864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Dissertation"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:31954","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/31954","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5124864","host_organization_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","host_organization_lineage":["https://openalex.org/I5124864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44861292839050293}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,18,89,230,259,378],"Spyder":[1,20,148,212,263,303,376,379],"project":[2,264],"consists":[3],"of":[4,7,24,28,41,54,95,104,106,110,113,123,130,138,210,236,261,301,348,390],"the":[5,25,34,39,42,52,68,71,78,101,119,124,128,147,168,204,208,211,234,237,246,262,281,302,336,351,362,375],"development":[6,16,283],"a":[8,55,107,163,189,199,221,270,289,309,317,322,346,387],"reconfigurable":[9,36,152,275],"processor":[10,43,56,79,140,149,213,272,304],"as":[11,13,278,280,326],"well":[12,279],"its":[14,60,65,383],"application":[15],"environment.":[17],"name":[19],"is":[21,75,97,265,355],"an":[22],"anagram":[23],"first":[26],"letters":[27],"\"REconfigurable":[29],"Processor":[30],"Development":[31],"SYstem\",":[32],"where":[33],"term":[35],"means":[37],"that":[38],"hardware":[40],"can":[44,142,156,185],"be":[45,143,157,186],"specifically":[46,200],"tailored":[47],"for":[48,296,335],"each":[49,161],"application.":[50],"Augmenting":[51],"performance":[53,391],"implies":[57],"either":[58],"increasing":[59],"clock":[61],"frequency":[62],"or":[63],"modifying":[64],"architecture.":[66],"In":[67,145],"latter":[69],"case,":[70],"solution":[72],"usually":[73],"adopted":[74],"to":[76,98,127,159,170,241,254,266,293,385],"endow":[77],"with":[80,92,177,273,321,392],"multiple":[81,151,274],"execution":[82,121,153,205,276],"units":[83,122],"working":[84,176],"in":[85,100,116,196,203,215,316,350],"parallel":[86,117,172,197,216],"(superscalar":[87],"processors).":[88],"main":[90],"problem":[91],"this":[93,297],"kind":[94,137],"processors":[96,243,253],"locate,":[99],"sequential":[102,256],"list":[103],"instructions":[105,111],"program,":[108],"batches":[109],"susceptible":[112],"being":[114],"executed":[115],"by":[118,198,220,251,358],"different":[120],"processor.":[125,298,377],"Thanks":[126],"advent":[129],"field-programmable":[131],"gate":[132],"array":[133],"(FPGA)":[134],"circuits,":[135],"new":[136],"superscalar":[139,242,271],"architectures":[141],"considered.":[144],"particular,":[146],"features":[150],"units,":[154,277],"which":[155,165,312],"redesigned":[158],"fit":[160],"application,":[162],"feature":[164],"greatly":[166],"increases":[167],"opportunities":[169],"perform":[171],"computations,":[173],"particularly":[174],"when":[175],"small":[178],"data":[179,184,192],"elements":[180],"(e.g.,":[181],"16":[182],"Boolean":[183],"packed":[187],"into":[188],"single":[190],"16-bit":[191],"word":[193,225],"and":[194,217,268,288,343,367],"processed":[195],"designed":[201],"operation":[202],"unit).":[206],"All":[207],"resources":[209],"operate":[214],"are":[218],"controlled":[219],"very":[222],"large":[223],"instruction":[224],"(VLIW)":[226],"128":[227],"bits":[228],"wide.":[229],"VLIW":[231,290],"architecture":[232],"allows":[233],"use":[235],"full":[238],"parallelism":[239],"available":[240,357],"without":[244],"requiring":[245],"complex":[247],"dispatch":[248],"unit":[249],"needed":[250],"such":[252],"handle":[255],"scalar":[257],"instructions.":[258],"goal":[260],"design":[267],"implement":[269],"software":[282],"tools":[284,339],"(i.e.,":[285],"C++":[286,330],"compilers":[287],"assembler)":[291],"necessary":[292],"generate":[294],"applications":[295,366],"A":[299,329],"prototype":[300,380],"has":[305,313,340,344,381],"been":[306,314,341,372],"implemented":[307],"on":[308,361,374],"VME":[310,318],"board,":[311],"installed":[315],"rack":[319],"along":[320],"SPARC":[323],"board":[324],"acting":[325],"host":[327],"computer.":[328],"compiler":[331],"generating":[332],"netlist":[333],"files":[334],"ViewLogic":[337],"CAD":[338],"developed":[342],"generated":[345],"lot":[347],"interest":[349],"scientific":[352],"community.":[353],"It":[354],"now":[356],"anonymous":[359],"ftp":[360],"Internet.":[363],"Image":[364],"processing":[365],"cellular":[368],"automata":[369],"simulations":[370],"have":[371],"programmed":[373],"demonstrated":[382],"ability":[384],"achieve":[386],"high":[388],"level":[389],"these":[393],"applications.":[394]},"counts_by_year":[],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}