{"id":"https://openalex.org/W6967160112","doi":"https://doi.org/10.5075/epfl-thesis-10876","title":"Technology Mapping and Optimization Algorithms for Logic Synthesis of Advanced Technologies","display_name":"Technology Mapping and Optimization Algorithms for Logic Synthesis of Advanced Technologies","publication_year":2024,"publication_date":"2024-01-01","ids":{"openalex":"https://openalex.org/W6967160112","doi":"https://doi.org/10.5075/epfl-thesis-10876"},"language":"en","primary_location":{"id":"pmh:oai:infoscience.epfl.ch:20.500.14299/241456","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/241456","pdf_url":"https://infoscience.epfl.ch/bitstreams/c85cb33d-2c54-4324-a2a3-9c3261a23167/download","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"THESIS","raw_type":"doctoral thesis"},"type":"dissertation","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/bitstreams/c85cb33d-2c54-4324-a2a3-9c3261a23167/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Tempia Calvino, Alessandro","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Tempia Calvino, Alessandro","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.5964000225067139,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.5964000225067139,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.22509999573230743,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.10660000145435333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5745999813079834},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5339999794960022},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5295000076293945},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5145000219345093},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5005000233650208},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.48399999737739563},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4422999918460846},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.43299999833106995},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4320000112056732},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.421999990940094},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.40209999680519104}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6686000227928162},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5745999813079834},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5339999794960022},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5295000076293945},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5145000219345093},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5092999935150146},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5005000233650208},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.48399999737739563},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4422999918460846},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.43299999833106995},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4320000112056732},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.42890000343322754},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.421999990940094},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.40209999680519104},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37929999828338623},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37459999322891235},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3675000071525574},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3646000027656555},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.34790000319480896},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.34310001134872437},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.33869999647140503},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3345000147819519},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.29490000009536743},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2827000021934509},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.2799000144004822},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.2750999927520752},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.26660001277923584},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.2623000144958496},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.2612000107765198},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.25519999861717224},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.2549999952316284},{"id":"https://openalex.org/C207267971","wikidata":"https://www.wikidata.org/wiki/Q120208","display_name":"Emerging technologies","level":2,"score":0.25290000438690186},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.24699999392032623},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24250000715255737},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.23659999668598175},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.23010000586509705},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.22840000689029694},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.2240999937057495},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.22190000116825104},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.21570000052452087}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:infoscience.epfl.ch:20.500.14299/241456","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/241456","pdf_url":"https://infoscience.epfl.ch/bitstreams/c85cb33d-2c54-4324-a2a3-9c3261a23167/download","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"THESIS","raw_type":"doctoral thesis"},{"id":"doi:10.5075/epfl-thesis-10876","is_oa":true,"landing_page_url":"https://doi.org/10.5075/epfl-thesis-10876","pdf_url":null,"source":{"id":"https://openalex.org/S4306400488","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"thesis"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:20.500.14299/241456","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/241456","pdf_url":"https://infoscience.epfl.ch/bitstreams/c85cb33d-2c54-4324-a2a3-9c3261a23167/download","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"THESIS","raw_type":"doctoral thesis"},"sustainable_development_goals":[{"score":0.42547547817230225,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W6967160112.pdf"},"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Logic":[0],"synthesis":[1,108,117,349,368,416],"is":[2,398,449],"a":[3,153,164,198,230,297,399,415],"key":[4],"component":[5],"of":[6,24,40,106,160,218,282,438,450],"electronic":[7],"design":[8,359,436],"automation":[9],"(EDA)":[10],"tools,":[11],"essential":[12],"for":[13,67,93,99,119,127,180,223,249,341,370,406,418],"designing":[14],"high-performance,":[15],"compact,":[16],"and":[17,38,87,132,185,259,271,306,360,364,384,402,408],"power-efficient":[18],"integrated":[19,41],"circuits.":[20,42,226,420],"The":[21],"continuous":[22],"downscaling":[23,51],"complementary":[25],"metal-oxide-semiconductor":[26],"(CMOS)":[27],"technology":[28,46,147,165,178,247,396],"has":[29],"led":[30],"to":[31,77,163,188,205,239,279,299,314,326],"remarkable":[32],"improvements":[33,57,277],"in":[34,49,84,237,266,292,320,331,346,357,377,425,433,446],"performance,":[35],"power":[36,85],"efficiency,":[37],"density":[39],"However,":[43],"as":[44,135,137],"CMOS":[45,78,94,126],"faces":[47],"challenges":[48],"further":[50],"transistor":[52],"dimensions,":[53],"with":[54],"only":[55],"marginal":[56],"at":[58],"smaller":[59],"nodes,":[60],"logic":[61,116,289,293,304,321,348,375,427],"optimization":[62,345],"becomes":[63],"even":[64],"more":[65],"vital":[66],"enhancing":[68],"power-performance-area":[69],"(PPA)":[70],"metrics.":[71],"Additionally,":[72],"many":[73],"potential":[74],"alternative":[75],"technologies":[76,123],"are":[79,95,169],"emerging,":[80],"offering":[81],"significant":[82,276],"advantages":[83],"efficiency":[86],"performance.":[88],"Nevertheless,":[89],"existing":[90,214],"EDA":[91,447],"tools":[92],"often":[96],"not":[97],"well-suited":[98],"these":[100],"new":[101],"technologies,":[102],"necessitating":[103],"the":[104,146,219,241,257,280,283,328,371,379,385,430,435],"development":[105],"specialized":[107],"techniques.":[109],"This":[110],"thesis":[111],"focuses":[112],"on":[113,145,351],"developing":[114],"state-of-the-art":[115],"methods":[118,324],"advanced":[120],"technologies.":[121],"These":[122],"include":[124],"conventional":[125],"field-programmable":[128],"gate":[129],"arrays":[130],"(FPGAs)":[131],"standard-cell-based":[133,250,358],"designs,":[134],"well":[136],"superconducting":[138],"electronics":[139],"(SCE).":[140],"In":[141],"particular,":[142],"we":[143,175,196,245,295,311,337,366,392,413,441],"concentrate":[144],"mapping":[148,179,248,397,407],"problem,":[149],"which":[150],"involves":[151],"translating":[152],"technology-independent":[154],"circuit":[155,242,308],"description":[156],"into":[157,171,191],"an":[158],"interconnection":[159],"gates":[161],"specific":[162],"library.":[166],"Novel":[167],"contributions":[168],"organized":[170],"four":[172],"parts.":[173],"First,":[174],"improve":[176],"performance-driven":[177],"FPGAs.":[181],"We":[182,227,252,274,421],"introduce":[183,414],"powerful":[184],"runtime-efficient":[186],"algorithms":[187,254,340,405],"decompose":[189],"functions":[190],"lookup":[192],"tables":[193],"(LUTs).":[194],"Then,":[195,310],"develop":[197,253],"LUT":[199,231],"mapper":[200,232],"that":[201,233,255,394,443],"utilizes":[202],"this":[203],"decomposition":[204],"minimize":[206,240],"delay.":[207,243],"Our":[208,323],"results":[209,222,330,424],"show":[210,312,422],"substantial":[211],"advancements":[212],"over":[213],"methods,":[215],"including":[216,269],"some":[217],"best":[220],"public":[221],"combinational":[224],"benchmark":[225],"also":[228],"propose":[229,296,403],"exploits":[234],"non-routable":[235],"connections":[236],"FPGAs":[238],"Second,":[244],"enhance":[246],"design.":[251],"address":[256],"matching":[258],"covering":[260],"problems,":[261],"fully":[262],"leveraging":[263],"standard":[264],"cells":[265],"modern":[267,347,439],"libraries,":[268],"large-input":[270],"multiple-output":[272],"cells.":[273],"demonstrate":[275,393],"compared":[278],"state":[281],"art.":[284],"Third,":[285],"motivated":[286],"by":[287],"multiple":[288],"representations":[290,305],"available":[291],"synthesis,":[294],"technique":[298],"translate":[300],"circuits":[301],"between":[302],"different":[303],"perform":[307],"optimization.":[309],"how":[313],"leverage":[315],"efficiently":[316],"don't":[317],"care":[318],"conditions":[319],"rewriting.":[322],"contribute":[325],"obtaining":[327],"best-known":[329],"majority-inverter":[332],"graphs":[333,353],"(MIGs)":[334],"size.":[335],"Next,":[336],"present":[338],"practical":[339],"factored":[342],"form":[343],"literal":[344],"based":[350],"and-inverter":[352],"(AIGs),":[354],"demonstrating":[355],"applications":[356],"transistor-level":[361],"synthesis.":[362],"Fourth":[363],"last,":[365],"research":[367,445],"solutions":[369,448],"two":[372],"most":[373],"mature":[374],"families":[376],"SCE:":[378],"adiabatic":[380],"quantum-flux":[381],"parametron":[382],"(AQFP)":[383],"single-flux":[386],"quantum":[387],"(SFQ).":[388],"For":[389],"AQFP":[390],"circuits,":[391],"depth-optimal":[395],"tractable":[400],"problem":[401],"scalable":[404],"post-mapping":[409],"area":[410],"reduction.":[411],"Finally,":[412],"framework":[417],"SFQ":[419],"strong":[423],"both":[426],"families.":[428],"Considering":[429],"increasing":[431],"difficulties":[432],"meeting":[434],"objectives":[437],"ICs,":[440],"argue":[442],"innovative":[444],"extreme":[451],"importance.":[452]},"counts_by_year":[],"updated_date":"2026-03-11T14:59:36.786465","created_date":"2025-10-10T00:00:00"}