{"id":"https://openalex.org/W7171798545","doi":"https://doi.org/10.48550/arxiv.2607.26584","title":"Unified Shared Memory in OpenMP: Implementation, Programmability, and Performance on Intel Accelerators","display_name":"Unified Shared Memory in OpenMP: Implementation, Programmability, and Performance on Intel Accelerators","publication_year":2026,"publication_date":"2026-07-29","ids":{"openalex":"https://openalex.org/W7171798545","doi":"https://doi.org/10.48550/arxiv.2607.26584"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2607.26584","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2607.26584","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2607.26584","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020803209","display_name":"Harald Servat","orcid":"https://orcid.org/0000-0002-0144-7934"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Servat, Harald","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5144086896","display_name":"Fran\u00e7ois Dugast","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dugast, Fran\u00e7ois","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109346931","display_name":"Alejandro Dur\u00e1n","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Duran, Alejandro","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065791407","display_name":"Abhinav Gaba","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gaba, Abhinav","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5029238459","display_name":"Rakesh Krishnaiyer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Krishnaiyer, Rakesh","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8180999755859375,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8180999755859375,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.02160000056028366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12203","display_name":"Mobile Agent-Based Network Management","score":0.020999999716877937,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.8302000164985657},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5187000036239624},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4796000123023987},{"id":"https://openalex.org/keywords/consistency","display_name":"Consistency (knowledge bases)","score":0.47679999470710754},{"id":"https://openalex.org/keywords/address-space","display_name":"Address space","score":0.4564000070095062},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4253999888896942},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.39980000257492065},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.39959999918937683},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.38589999079704285},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.3799000084400177}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8371999859809875},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.8302000164985657},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5187000036239624},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4796000123023987},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.47679999470710754},{"id":"https://openalex.org/C144240696","wikidata":"https://www.wikidata.org/wiki/Q367204","display_name":"Address space","level":2,"score":0.4564000070095062},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43309998512268066},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4253999888896942},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40610000491142273},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.39980000257492065},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.39959999918937683},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.38589999079704285},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38440001010894775},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.3799000084400177},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.37560001015663147},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3538999855518341},{"id":"https://openalex.org/C37279795","wikidata":"https://www.wikidata.org/wiki/Q2492305","display_name":"Consistency model","level":3,"score":0.35190001130104065},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.34689998626708984},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.33719998598098755},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.326200008392334},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.32499998807907104},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.321399986743927},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.32019999623298645},{"id":"https://openalex.org/C172086080","wikidata":"https://www.wikidata.org/wiki/Q62270","display_name":"Remote procedure call","level":2,"score":0.3181000053882599},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.314300000667572},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3050000071525574},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.303600013256073},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.2944999933242798},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.2922999858856201},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.2854999899864197},{"id":"https://openalex.org/C2780870223","wikidata":"https://www.wikidata.org/wiki/Q1004415","display_name":"Runtime system","level":2,"score":0.2831000089645386},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.27810001373291016},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.2768999934196472},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.272599995136261},{"id":"https://openalex.org/C84511453","wikidata":"https://www.wikidata.org/wiki/Q2914952","display_name":"Concurrency control","level":3,"score":0.27129998803138733},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.2637999951839447},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.25949999690055847},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.25769999623298645},{"id":"https://openalex.org/C112904061","wikidata":"https://www.wikidata.org/wiki/Q1077480","display_name":"Hypervisor","level":4,"score":0.2563999891281128}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2607.26584","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2607.26584","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2607.26584","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2607.26584","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"OpenMP":[0,20,77,114],"5.0":[1],"introduced":[2],"the":[3,10,16,19,32,35,39,43,52,60,63,67,85,96,120],"Unified":[4],"Shared":[5],"Memory":[6],"(USM)":[7],"feature":[8,14,68],"through":[9],"requires":[11],"directive.":[12],"The":[13],"simplifies":[15],"adoption":[17,107],"of":[18,42,54,74,122],"programming":[21],"model":[22],"by":[23],"providing":[24],"a":[25,157],"unique":[26],"and":[27,34,37,72,102,150],"common":[28],"address":[29,46,64],"space":[30],"between":[31,62],"accelerators":[33],"host":[36],"allowing":[38],"access":[40],"(dereference)":[41],"same":[44],"memory":[45],"on":[47,128],"different":[48],"devices,":[49],"thus":[50],"avoiding":[51],"burden":[53],"explicit":[55],"data":[56],"transfers":[57],"to":[58,76,137,141],"maintain":[59],"consistency":[61],"spaces.":[65],"Hence,":[66],"eases":[69],"quick":[70],"prototyping":[71],"porting":[73],"applications":[75,112,124,144,176],"with":[78,145,156,165],"accelerators.":[79],"In":[80],"this":[81,170,180],"paper,":[82],"we":[83,172],"introduce":[84],"Intel":[86,130],"implementation":[87,94],"for":[88,115,186],"USM.":[89],"We":[90],"briefly":[91],"discuss":[92],"its":[93,106],"in":[95,109,169],"software":[97],"stack":[98],"(OS":[99],"kernel,":[100],"compiler,":[101],"runtime),":[103],"then":[104],"assess":[105],"complexity":[108],"existing":[110],"HPC":[111],"using":[113],"accelerators,":[116],"and,":[117],"finally,":[118],"evaluate":[119],"performance":[121,139],"these":[123],"when":[125],"adopting":[126],"USM":[127,133],"an":[129,154],"Battlemage":[131],"GPU.":[132],"is":[134],"not":[135],"expected":[136],"grant":[138],"uplifts":[140],"already":[142,187],"optimized":[143],"explicit,":[146],"granular":[147],"data-motion":[148],"control":[149],"our":[151],"results":[152],"show":[153,173],"overhead":[155],"geometric":[158],"mean":[159],"below":[160],"1.2x":[161],"(1.03x":[162],"seems":[163],"achievable":[164],"further":[166],"optimizations).":[167],"Yet,":[168],"paper":[171],"there":[174],"exist":[175],"that":[177],"benefit":[178],"from":[179],"feature,":[181],"making":[182],"it":[183],"attractive":[184],"even":[185],"ported":[188],"applications.":[189]},"counts_by_year":[],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2026-07-31T00:00:00"}