{"id":"https://openalex.org/W7171564219","doi":"https://doi.org/10.48550/arxiv.2607.23225","title":"ParasGB: A Graph Benchmark Suite for Parasitic Estimation on AMS Circuits","display_name":"ParasGB: A Graph Benchmark Suite for Parasitic Estimation on AMS Circuits","publication_year":2026,"publication_date":"2026-07-25","ids":{"openalex":"https://openalex.org/W7171564219","doi":"https://doi.org/10.48550/arxiv.2607.23225"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2607.23225","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2607.23225","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2607.23225","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084619741","display_name":"Jiajun Zou","orcid":"https://orcid.org/0000-0001-8530-1547"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zou, Jiajun","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5143789171","display_name":"Jiawei Liu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liu, Jiawei","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5143814361","display_name":"Ao Liu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liu, Ao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5143855588","display_name":"Junnong Tian","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tian, Junnong","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5143830449","display_name":"Yibin Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhang, Yibin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5143852836","display_name":"Chengjie Liu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liu, Chengjie","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100393131","display_name":"Yuxi Wang","orcid":"https://orcid.org/0000-0003-1579-2357"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Yuxi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5143790666","display_name":"Shan Shen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shen, Shan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080267501","display_name":"Wenhua Gu","orcid":"https://orcid.org/0000-0003-0695-2291"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gu, Wenhua","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5143748427","display_name":"Jun Yang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yang, Jun","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5143801806","display_name":"Wenjian Yu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yu, Wenjian","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5667999982833862,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5667999982833862,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.28999999165534973,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.016499999910593033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7680000066757202},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.723800003528595},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5533999800682068},{"id":"https://openalex.org/keywords/preprocessor","display_name":"Preprocessor","score":0.552299976348877},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.48899999260902405},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.4016999900341034},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.38989999890327454},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.37689998745918274}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7680000066757202},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.723800003528595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6488000154495239},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5533999800682068},{"id":"https://openalex.org/C34736171","wikidata":"https://www.wikidata.org/wiki/Q918333","display_name":"Preprocessor","level":2,"score":0.552299976348877},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.49140000343322754},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.48899999260902405},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.4016999900341034},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.38989999890327454},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.37689998745918274},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.33250001072883606},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3294999897480011},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.31299999356269836},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.3028999865055084},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.30169999599456787},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.30059999227523804},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.3000999987125397},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2964000105857849},{"id":"https://openalex.org/C10551718","wikidata":"https://www.wikidata.org/wiki/Q5227332","display_name":"Data pre-processing","level":2,"score":0.29319998621940613},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.287200003862381},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28380000591278076},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2784999907016754},{"id":"https://openalex.org/C151552104","wikidata":"https://www.wikidata.org/wiki/Q7705809","display_name":"Test suite","level":4,"score":0.2728999853134155},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2547999918460846}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2607.23225","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2607.23225","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2607.23225","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2607.23225","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"As":[0],"chip":[1],"manufacturing":[2],"processes":[3],"advance":[4],"to":[5,25],"deep":[6],"submicron":[7],"nodes,":[8],"parasitic":[9,34,51,82,140,156],"interconnect":[10],"effects":[11],"increasingly":[12],"dominate":[13],"the":[14,57,75],"performance":[15],"of":[16,33,59],"analog":[17],"and":[18,22,36,114,131,142,151,170,178],"mixed-signal":[19],"(AMS)":[20],"circuits":[21],"often":[23],"lead":[24],"costly":[26],"layout":[27],"iterations.":[28],"This":[29],"makes":[30],"early-stage":[31,155],"estimation":[32],"capacitance":[35],"resistance":[37],"important":[38],"for":[39,80,154,163],"parasitic-aware":[40,171],"design":[41],"exploration":[42],"before":[43],"full":[44],"physical":[45],"implementation.":[46],"However,":[47],"progress":[48],"on":[49,85,166],"GNN-based":[50],"modeling":[52],"has":[53],"been":[54],"hindered":[55],"by":[56],"lack":[58],"public,":[60],"high-fidelity":[61],"RC":[62,92],"benchmarks":[63],"that":[64],"support":[65],"reproducible":[66,164],"evaluation.":[67],"To":[68],"address":[69],"this":[70,119],"gap,":[71],"we":[72,121],"introduce":[73],"ParasGB,":[74],"first":[76],"open-source":[77],"benchmark":[78,122,153],"suite":[79],"pre-layout":[81],"parameter":[83],"prediction":[84],"circuit":[86,167],"graphs.":[87],"ParasGB":[88,158],"provides":[89,159],"large-scale,":[90],"heterogeneous":[91],"networks":[93],"extracted":[94],"with":[95,103],"commercial":[96],"EDA":[97],"tools":[98],"from":[99],"tape-out-proven":[100],"designs,":[101],"together":[102],"a":[104,127,148],"unified":[105],"evaluation":[106],"protocol":[107],"covering":[108],"node-level":[109],"ground":[110],"capacitance,":[111],"edge-level":[112,115],"resistance,":[113],"coupling":[116],"capacitance.":[117],"Within":[118],"framework,":[120],"diverse":[123],"GNN":[124],"architectures":[125],"using":[126],"standardized":[128,152],"training":[129],"pipeline":[130],"expose":[132],"challenges":[133],"such":[134],"as":[135],"extreme":[136],"label":[137],"imbalance,":[138],"long-tailed":[139],"distributions,":[141],"strong":[143],"structural":[144],"heterogeneity.":[145],"By":[146],"establishing":[147],"physically":[149],"grounded":[150],"prediction,":[157],"an":[160],"open":[161],"platform":[162],"research":[165],"graph":[168],"learning":[169],"model":[172],"development.":[173],"All":[174],"datasets,":[175],"preprocessing":[176],"scripts,":[177],"configurations":[179],"are":[180],"publicly":[181],"available":[182],"in":[183],"our":[184],"code":[185],"repository":[186],"https://github.com/ShenShan123/ParasGB.git.":[187]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2026-07-29T00:00:00"}