{"id":"https://openalex.org/W7166169853","doi":"https://doi.org/10.48550/arxiv.2606.26177","title":"CVA6-RT: an Open-Source Time-Predictable RV64 Processor for Mixed-Criticality Systems","display_name":"CVA6-RT: an Open-Source Time-Predictable RV64 Processor for Mixed-Criticality Systems","publication_year":2026,"publication_date":"2026-06-24","ids":{"openalex":"https://openalex.org/W7166169853","doi":"https://doi.org/10.48550/arxiv.2606.26177"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2606.26177","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.26177","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2606.26177","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106214858","display_name":"Enrico Zelioli","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zelioli, Enrico","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5118825885","display_name":"Christopher Reinwardt","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Reinwardt, Christopher","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058751476","display_name":"Nils Wistoff","orcid":"https://orcid.org/0000-0002-8683-8060"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wistoff, Nils","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057338073","display_name":"Robert Balas","orcid":"https://orcid.org/0000-0002-7231-9315"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Balas, Robert","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017154351","display_name":"Alessandro Ottaviano","orcid":"https://orcid.org/0009-0000-9924-3536"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ottaviano, Alessandro","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5139394711","display_name":"Luca Benini","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Benini, Luca","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5052915995","display_name":"Angelo Garofalo","orcid":"https://orcid.org/0000-0002-7495-6895"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Garofalo, Angelo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.932699978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.932699978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.026799999177455902,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.016899999231100082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.9279000163078308},{"id":"https://openalex.org/keywords/interrupt-handler","display_name":"Interrupt handler","score":0.6255999803543091},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6115999817848206},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.5286999940872192},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.4578999876976013},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4456000030040741},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4000999927520752},{"id":"https://openalex.org/keywords/preemption","display_name":"Preemption","score":0.3605000078678131}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.9279000163078308},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7620000243186951},{"id":"https://openalex.org/C28533478","wikidata":"https://www.wikidata.org/wiki/Q1541162","display_name":"Interrupt handler","level":4,"score":0.6255999803543091},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6115999817848206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5932999849319458},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.5286999940872192},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.4578999876976013},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4456000030040741},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4000999927520752},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3646000027656555},{"id":"https://openalex.org/C206952183","wikidata":"https://www.wikidata.org/wiki/Q1193100","display_name":"Preemption","level":2,"score":0.3605000078678131},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.34060001373291016},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3402000069618225},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.31290000677108765},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.2948000133037567},{"id":"https://openalex.org/C161406801","wikidata":"https://www.wikidata.org/wiki/Q963635","display_name":"Reentrancy","level":2,"score":0.29269999265670776},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.2687000036239624},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26429998874664307},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.2551000118255615},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.25429999828338623},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2524999976158142},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2513999938964844},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.2506999969482422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2606.26177","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.26177","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2606.26177","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.26177","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"CVA6-RT,":[3],"a":[4,43],"real-time":[5,32,71],"micro-architectural":[6],"extension":[7],"of":[8,79,85],"the":[9,24,49,94],"CVA6":[10,96],"core":[11],"to":[12,83],"bound":[13],"worst-case":[14],"latency":[15,78],"and":[16,27,37,56,90],"reduce":[17],"task's":[18],"timing":[19],"execution":[20],"variability.":[21],"CVA6-RT":[22,74],"implements":[23],"rv64gch":[25],"ISA":[26],"features":[28,72],"advanced":[29],"support":[30],"for":[31,39,52],"execution,":[33],"including":[34],"TLB":[35],"partitioning":[36],"locking":[38],"predictable":[40],"address":[41],"translation,":[42],"dynamically":[44],"reconfigurable":[45],"scratchpad":[46],"mode":[47],"in":[48],"L1":[50],"caches":[51],"deterministic":[53],"memory":[54],"access,":[55],"low-latency":[57],"interrupt":[58,63,77],"handling":[59],"via":[60],"an":[61,76],"enhanced":[62],"controller":[64],"combined":[65],"with":[66],"hardware-assisted":[67],"context":[68],"stacking.":[69],"With":[70],"enabled,":[73],"achieves":[75],"12":[80],"cycles,":[81],"comparable":[82],"that":[84],"simpler":[86],"Arm":[87],"Cortex-M":[88],"microcontrollers,":[89],"10x":[91],"lower":[92],"than":[93],"baseline":[95],"core.":[97]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-06-27T00:00:00"}