{"id":"https://openalex.org/W7166195807","doi":"https://doi.org/10.48550/arxiv.2606.26138","title":"The Kernel's Write: Application Read-Only Memory","display_name":"The Kernel's Write: Application Read-Only Memory","publication_year":2026,"publication_date":"2026-06-18","ids":{"openalex":"https://openalex.org/W7166195807","doi":"https://doi.org/10.48550/arxiv.2606.26138"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2606.26138","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.26138","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2606.26138","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5139408992","display_name":"Hui Sub Shim","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shim, Hui Sub","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081176404","display_name":"Katherine Mohr","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohr, Katherine","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5108245984","display_name":"Philip Levis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Levis, Philip","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.46650001406669617,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.46650001406669617,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.34769999980926514,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.10869999974966049,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.829200029373169},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.6068999767303467},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.44769999384880066},{"id":"https://openalex.org/keywords/flash-file-system","display_name":"Flash file system","score":0.4325999915599823},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4108999967575073},{"id":"https://openalex.org/keywords/page-fault","display_name":"Page fault","score":0.4097000062465668},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.40540000796318054},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.3944000005722046},{"id":"https://openalex.org/keywords/flash-memory-emulator","display_name":"Flash memory emulator","score":0.36250001192092896},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.34630000591278076}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.829200029373169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7638000249862671},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6068999767303467},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5187000036239624},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5097000002861023},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.44769999384880066},{"id":"https://openalex.org/C27670709","wikidata":"https://www.wikidata.org/wiki/Q5457555","display_name":"Flash file system","level":4,"score":0.4325999915599823},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4108999967575073},{"id":"https://openalex.org/C193343404","wikidata":"https://www.wikidata.org/wiki/Q1928607","display_name":"Page fault","level":5,"score":0.4097000062465668},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.40540000796318054},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.3944000005722046},{"id":"https://openalex.org/C96535780","wikidata":"https://www.wikidata.org/wiki/Q5457561","display_name":"Flash memory emulator","level":5,"score":0.36250001192092896},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.34630000591278076},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.34150001406669617},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34119999408721924},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.3257000148296356},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.3172000050544739},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.31709998846054077},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.30550000071525574},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.3052000105381012},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.29190000891685486},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.29109999537467957},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.2847000062465668},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.28369998931884766},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.27559998631477356},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.2728999853134155},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.27000001072883606},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.26739999651908875},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.26269999146461487},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26170000433921814},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.25850000977516174},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.2583000063896179},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2554999887943268},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.2515000104904175},{"id":"https://openalex.org/C33925742","wikidata":"https://www.wikidata.org/wiki/Q361698","display_name":"Page","level":2,"score":0.25130000710487366}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2606.26138","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.26138","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2606.26138","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.26138","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Alongside":[0],"power,":[1],"DRAM":[2,168,206],"has":[3,15,42],"become":[4],"a":[5,21,32,78,160],"major":[6],"limiting":[7],"factor":[8],"in":[9],"datacenter":[10],"growth.":[11],"As":[12],"DRAM's":[13],"cost-per-bit":[14],"plateaued":[16],"over":[17],"the":[18,111,119,143,164,170,183,187,192,202],"past":[19],"decade,":[20],"class":[22],"of":[23,204],"emerging":[24],"memory":[25],"technologies,":[26],"called":[27],"Long-term":[28],"RAM":[29],"(LtRAM),":[30],"offers":[31],"path":[33],"to":[34,58,98,114,118,137,157,167,178,186,200],"denser":[35],"and":[36,51,76,86,139,214],"cheaper":[37],"main":[38,44],"memory.":[39],"However,":[40],"LtRAM":[41,64,99,104,133,158,180],"three":[43],"drawbacks:":[45],"asymmetric":[46],"read/write":[47,87],"latencies,":[48],"limited":[49],"endurance,":[50],"coarse":[52],"write":[53],"granularity.":[54],"In":[55],"an":[56,71],"attempt":[57],"isolate":[59],"software":[60],"from":[61,73,182],"these":[62,94],"drawbacks,":[63],"technologies":[65],"such":[66],"as":[67],"Intel":[68],"Optane":[69],"copy":[70],"approach":[72],"flash":[74],"devices":[75],"introduce":[77],"translation":[79],"layer":[80],"that":[81,162],"manages":[82],"wear-leveling,":[83],"address":[84],"remapping,":[85],"caching.":[88],"Prior":[89],"experimental":[90],"studies":[91],"have":[92],"found":[93],"operations":[95],"add":[96],"significantly":[97],"latency.":[100],"Rather":[101],"than":[102],"making":[103],"look":[105],"like":[106],"DRAM,":[107],"we":[108,198],"propose":[109],"redesigning":[110],"hardware/software":[112],"interface":[113],"offload":[115],"more":[116],"responsibility":[117],"operating":[120,188],"system.":[121],"This":[122,174],"design":[123],"hinges":[124],"on":[125,207],"one":[126],"central":[127],"property,":[128],"Application":[129],"Read-Only":[130],"Memory":[131],"(AROM):":[132],"pages":[134],"are":[135],"read-only":[136],"applications":[138],"written":[140],"only":[141],"by":[142,151],"OS":[144],"during":[145],"page":[146,165],"migrations.":[147],"AROM":[148],"is":[149,172],"enforced":[150],"leveraging":[152],"copy-on-write":[153],"(CoW):":[154],"application":[155],"writes":[156],"trigger":[159],"fault":[161],"migrates":[163],"back":[166],"before":[169],"store":[171],"applied.":[173],"invariant":[175],"allows":[176],"us":[177],"shift":[179],"management":[181],"on-DIMM":[184],"controller":[185],"system,":[189],"drastically":[190],"simplifying":[191],"DIMM's":[193],"hardware.":[194],"With":[195],"this":[196],"approach,":[197],"aim":[199],"match":[201],"performance":[203],"pure":[205],"read-mostly":[208],"workloads":[209],"while":[210],"delivering":[211],"LtRAM's":[212],"density":[213],"cost":[215],"advantages.":[216]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-06-27T00:00:00"}