{"id":"https://openalex.org/W7165743251","doi":"https://doi.org/10.48550/arxiv.2606.23945","title":"LMS-AR: LMS Prediction-based Adaptive Regulator for Memory Bandwidth in Multicore Systems","display_name":"LMS-AR: LMS Prediction-based Adaptive Regulator for Memory Bandwidth in Multicore Systems","publication_year":2026,"publication_date":"2026-06-22","ids":{"openalex":"https://openalex.org/W7165743251","doi":"https://doi.org/10.48550/arxiv.2606.23945"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2606.23945","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.23945","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2606.23945","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065143008","display_name":"Sudarshan Srinivasan","orcid":"https://orcid.org/0009-0002-8662-5820"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Srinivasan, Sudarshan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047166433","display_name":"Deepak Gangadharan","orcid":"https://orcid.org/0000-0001-6630-0012"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gangadharan, Deepak","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5049989469","display_name":"Dip Goswami","orcid":"https://orcid.org/0000-0002-2268-0014"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Goswami, Dip","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.39259999990463257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.39259999990463257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.2298000007867813,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.21879999339580536,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.7203999757766724},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.7021999955177307},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.6290000081062317},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4941999912261963},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4772000014781952},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.38089999556541443},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.36079999804496765},{"id":"https://openalex.org/keywords/linux-kernel","display_name":"Linux kernel","score":0.3409999907016754},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.33489999175071716},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.3287000060081482}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7688999772071838},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.7203999757766724},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.7021999955177307},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6290000081062317},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4941999912261963},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4772000014781952},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4339999854564667},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.38089999556541443},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.36079999804496765},{"id":"https://openalex.org/C553261973","wikidata":"https://www.wikidata.org/wiki/Q14579","display_name":"Linux kernel","level":2,"score":0.3409999907016754},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.33489999175071716},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.3287000060081482},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.32170000672340393},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.3147999942302704},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3140999972820282},{"id":"https://openalex.org/C200157131","wikidata":"https://www.wikidata.org/wiki/Q4854763","display_name":"Bandwidth allocation","level":3,"score":0.310699999332428},{"id":"https://openalex.org/C154556556","wikidata":"https://www.wikidata.org/wiki/Q192969","display_name":"Computer multitasking","level":2,"score":0.3093999922275543},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.3077000081539154},{"id":"https://openalex.org/C206952183","wikidata":"https://www.wikidata.org/wiki/Q1193100","display_name":"Preemption","level":2,"score":0.3073999881744385},{"id":"https://openalex.org/C153701036","wikidata":"https://www.wikidata.org/wiki/Q659974","display_name":"Trustworthiness","level":2,"score":0.3052999973297119},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.2946999967098236},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29170000553131104},{"id":"https://openalex.org/C107464732","wikidata":"https://www.wikidata.org/wiki/Q235781","display_name":"Adaptive control","level":3,"score":0.29100000858306885},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.28760001063346863},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.28450000286102295},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.28189998865127563},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.2621000111103058},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.26190000772476196},{"id":"https://openalex.org/C145062175","wikidata":"https://www.wikidata.org/wiki/Q5318947","display_name":"Dynamic bandwidth allocation","level":3,"score":0.260699987411499},{"id":"https://openalex.org/C2777242750","wikidata":"https://www.wikidata.org/wiki/Q31351","display_name":"Slowdown","level":2,"score":0.2605000138282776},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2590000033378601},{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.2549000084400177},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.2535000145435333},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.25279998779296875},{"id":"https://openalex.org/C3017813396","wikidata":"https://www.wikidata.org/wiki/Q17078173","display_name":"Resource constraints","level":2,"score":0.2502000033855438},{"id":"https://openalex.org/C3017607883","wikidata":"https://www.wikidata.org/wiki/Q25325354","display_name":"Master regulator","level":4,"score":0.25}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2606.23945","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.23945","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2606.23945","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.23945","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Memory":[0],"bandwidth":[1,18,43,61,123],"contention":[2],"in":[3,73,100],"multi-core":[4,34],"systems":[5],"severely":[6],"impacts":[7],"application":[8],"performance":[9,22],"and":[10,30,77,104],"quality-of-service":[11],"(QoS)":[12],"guarantees.":[13],"Regulating":[14],"the":[15,20,59,66,110],"shared":[16],"memory":[17,21,42,60,154],"mitigates":[19],"uncertainty":[23],"thereby":[24],"making":[25],"it":[26],"a":[27,41,53,63,71,84,91],"manageable":[28],"resource":[29,64],"improving":[31],"trustworthiness":[32],"of":[33,121],"systems.":[35],"In":[36],"this":[37],"work":[38],"we":[39],"propose":[40],"regulation":[44,78,105],"mechanism":[45],"LMS-AR,":[46],"i.e.,":[47],"LMS":[48],"Prediction-based":[49],"Adaptive":[50],"Regulator":[51],"within":[52],"Linux":[54],"kernel":[55],"module":[56],"to":[57,148,153],"distribute":[58],"as":[62],"among":[65],"CPU":[67,131],"cores.":[68,137],"We":[69,125],"describe":[70],"design":[72],"which":[74,88],"both":[75],"monitoring":[76],"is":[79,89,158],"enforced":[80],"from":[81],"outside":[82],"by":[83],"master":[85],"core":[86],"-":[87],"not":[90],"dedicated":[92],"controller":[93],"for":[94,98,119],"regulation.":[95],"This":[96],"allows":[97],"plugging":[99],"computationally":[101],"heavy":[102],"prediction":[103,120],"algorithms":[106],"without":[107],"interfering":[108],"with":[109,129,146],"regulated":[111],"core.":[112],"An":[113],"adaptive":[114],"filtering":[115],"technique":[116],"was":[117],"employed":[118],"per-core":[122],"requirement.":[124],"conducted":[126],"several":[127],"experiments":[128],"SPEC":[130],"2017":[132],"benchmarks":[133],"distributed":[134],"across":[135],"multiple":[136],"Our":[138,156],"proposed":[139],"approach":[140],"demonstrated":[141],"significant":[142],"improvement":[143],"over":[144],"Memguard":[145],"respect":[147],"slowdown":[149],"ratios":[150],"caused":[151],"due":[152],"contention.":[155],"solution":[157],"hosted":[159],"publicly":[160],"at":[161],"$\\href{https://github.com/ss22ongithub/LMSAdaptiveRegulator}{https://github.com/ss22ongithub/LMSAdaptiveRegulator}$.":[162]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-06-25T00:00:00"}