{"id":"https://openalex.org/W7165400440","doi":"https://doi.org/10.48550/arxiv.2606.19918","title":"A Novel FeFET Differential Bit-Cell With Hybrid Volatile and Non-Volatile Memory Modes","display_name":"A Novel FeFET Differential Bit-Cell With Hybrid Volatile and Non-Volatile Memory Modes","publication_year":2026,"publication_date":"2026-06-18","ids":{"openalex":"https://openalex.org/W7165400440","doi":"https://doi.org/10.48550/arxiv.2606.19918"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2606.19918","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.19918","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2606.19918","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5119246836","display_name":"Jianze Wang","orcid":"https://orcid.org/0000-0002-6846-3322"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Jianze","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5139005684","display_name":"Wei Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhang, Wei","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5085588788","display_name":"Xuanyao Fong","orcid":"https://orcid.org/0000-0001-5939-7389"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fong, Xuanyao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.0026000000070780516,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.0015999999595806003,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9050999879837036},{"id":"https://openalex.org/keywords/backup","display_name":"Backup","score":0.8011000156402588},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6171000003814697},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5771999955177307},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5235000252723694},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.519599974155426},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4885999858379364},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.42340001463890076},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.41620001196861267}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9050999879837036},{"id":"https://openalex.org/C2780945871","wikidata":"https://www.wikidata.org/wiki/Q194274","display_name":"Backup","level":2,"score":0.8011000156402588},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6171000003814697},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5771999955177307},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5529999732971191},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5235000252723694},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.519599974155426},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4885999858379364},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44209998846054077},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.42340001463890076},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.41620001196861267},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3905999958515167},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.3901999890804291},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.38260000944137573},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.3801000118255615},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.37869998812675476},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.3571000099182129},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.34459999203681946},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3328000009059906},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.32710000872612},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.323199987411499},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.32280001044273376},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.3151000142097473},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.31189998984336853},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.29899999499320984},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.2883000075817108},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2870999872684479},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28369998931884766},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.28369998931884766},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.27140000462532043}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2606.19918","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.19918","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2606.19918","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.19918","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"score":0.623175323009491,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Non-volatile":[0],"SRAM":[1,15,33,84],"(nvSRAM)":[2],"designs":[3,30],"have":[4],"been":[5],"investigated":[6],"to":[7,96],"address":[8],"the":[9,17,106,110,113],"high":[10],"leakage":[11],"power":[12,119],"of":[13,21,57,60,69,120],"CMOS-based":[14],"and":[16,40,44,66,85,127],"large":[18],"write":[19,107],"latency":[20],"emerging":[22],"non-volatile":[23,102,111],"memory":[24,54],"(eNVM)":[25],"technologies.":[26],"However,":[27],"prior":[28,87],"nvSRAM":[29,88,115],"that":[31],"combine":[32],"with":[34,122],"eNVM":[35],"devices":[36],"typically":[37],"require":[38],"backup":[39],"restore":[41],"(B\\&R)":[42],"operations":[43],"incur":[45],"significant":[46],"cell-area":[47],"overhead.":[48],"Here,":[49],"we":[50],"propose":[51],"a":[52,58,67,74,117,123,142],"differential":[53],"bit-cell":[55,92,136],"consisting":[56],"pair":[59,68],"cross-coupled":[61,143],"ferroelectric":[62],"field-effect":[63],"transistors":[64],"(FeFETs)":[65],"access":[70],"transistors,":[71],"resulting":[72],"in":[73,98],"four-transistor":[75],"(4T)":[76],"structure,":[77],"which":[78],"is":[79,132],"smaller":[80],"than":[81],"conventional":[82],"6T":[83],"many":[86],"designs.":[89],"The":[90,134],"proposed":[91,114,135],"can":[93,137],"be":[94,139],"configured":[95],"operate":[97],"either":[99],"volatile":[100],"or":[101],"mode":[103],"by":[104],"adjusting":[105],"conditions.":[108],"In":[109],"mode,":[112],"achieves":[116],"store":[118,125],"0.13~$\u03bc$W":[121],"2~ns":[124],"time,":[126],"no":[128],"explicit":[129],"B\\&R":[130],"operation":[131],"required.":[133],"also":[138],"viewed":[140],"as":[141],"gain":[144],"cell,":[145],"enabling":[146],"further":[147],"applications.":[148]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2026-06-20T00:00:00"}