{"id":"https://openalex.org/W7164156124","doi":"https://doi.org/10.48550/arxiv.2606.11117","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","display_name":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","publication_year":2026,"publication_date":"2026-06-09","ids":{"openalex":"https://openalex.org/W7164156124","doi":"https://doi.org/10.48550/arxiv.2606.11117"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2606.11117","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.11117","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2606.11117","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5138392292","display_name":"Vinamra Sharma","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sharma, Vinamra","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5138304842","display_name":"Xingjian Fu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fu, Xingjian","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037278231","display_name":"Jude Haris","orcid":"https://orcid.org/0000-0001-7359-3888"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Haris, Jude","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5138356822","display_name":"Jos\u00e9 Cano","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cano, Jos\u00e9","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8474000096321106,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8474000096321106,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.05909999832510948,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.04129999876022339,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.708299994468689},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5656999945640564},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5392000079154968},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.4352000057697296},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.42559999227523804},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.38510000705718994},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.36419999599456787},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.35679998993873596}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7928000092506409},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.708299994468689},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5656999945640564},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5392000079154968},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4902999997138977},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.4352000057697296},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.42559999227523804},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42289999127388},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.38510000705718994},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.36419999599456787},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.35679998993873596},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.34040001034736633},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.3384000062942505},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.3303999900817871},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.30889999866485596},{"id":"https://openalex.org/C104060986","wikidata":"https://www.wikidata.org/wiki/Q180046","display_name":"Space exploration","level":2,"score":0.29260000586509705},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29190000891685486},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.29100000858306885},{"id":"https://openalex.org/C2777466363","wikidata":"https://www.wikidata.org/wiki/Q17008971","display_name":"Design tool","level":2,"score":0.27630001306533813},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.2718000113964081},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.27070000767707825},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.2685999870300293},{"id":"https://openalex.org/C135257023","wikidata":"https://www.wikidata.org/wiki/Q691358","display_name":"Domain-specific language","level":2,"score":0.26499998569488525},{"id":"https://openalex.org/C130795937","wikidata":"https://www.wikidata.org/wiki/Q2561570","display_name":"Remote direct memory access","level":2,"score":0.2529999911785126}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2606.11117","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.11117","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2606.11117","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.11117","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Designing":[0],"FPGA-based":[1,83],"accelerators":[2],"for":[3,91,114,204],"modern":[4],"artificial":[5],"intelligence":[6],"workloads":[7,196],"requires":[8],"exploring":[9],"a":[10,54,64,87,111],"large":[11],"and":[12,24,46,106,116,142,145,166,181,201],"complex":[13],"hardware":[14],"design":[15,78],"space":[16,79],"that":[17,66,99,155,162],"involves":[18],"architectural":[19,192],"parameters,":[20],"data":[21,182],"flow":[22],"strategies,":[23],"memory":[25],"hierarchies,":[26],"making":[27],"the":[28,73,172,185,202],"process":[29,57],"very":[30],"time":[31,200],"consuming.":[32],"While":[33],"existing":[34],"methodologies":[35],"such":[36],"as":[37],"SECDA":[38,74],"enable":[39],"rapid":[40],"hardware-software":[41],"co-design":[42],"through":[43],"SystemC":[44],"simulation":[45],"FPGA":[47,150,169],"execution,":[48],"identifying":[49],"efficient":[50],"accelerator":[51,134,160],"configurations":[52,193],"remains":[53],"largely":[55],"manual":[56],"requiring":[58],"extensive":[59,205],"domain":[60],"knowledge.":[61],"SECDA-DSE":[62,156],"is":[63],"framework":[65],"integrates":[67],"Large":[68],"Language":[69],"Models":[70],"(LLMs)":[71],"into":[72],"ecosystem":[75],"to":[76,190],"guide":[77],"exploration":[80,102,189,199],"(DSE)":[81],"of":[82,187],"accelerators.":[84],"It":[85],"combines":[86],"structured":[88],"DSE":[89],"Explorer":[90],"generating":[92,132],"candidate":[93],"architectures":[94],"with":[95,110],"an":[96],"LLM":[97],"Stack":[98],"performs":[100],"reasoning-guided":[101],"using":[103],"retrieval-augmented":[104],"generation":[105],"chain-of-thought":[107],"prompting,":[108],"coupled":[109],"feedback":[112],"loop":[113],"iterative":[115],"reinforced":[117],"refinement.":[118],"Building":[119],"on":[120,149,168],"our":[121],"previous":[122],"work":[123],"introducing":[124],"SECDA-DSE,":[125],"this":[126],"paper":[127],"extends":[128],"its":[129],"evaluation":[130],"by":[131],"three":[133],"designs,":[135],"including":[136],"element-wise":[137],"vector":[138],"multiplication,":[139],"2D":[140],"convolution,":[141],"matrix":[143],"transpose,":[144],"performing":[146],"end-to-end":[147],"execution":[148],"hardware.":[151,170],"The":[152],"results":[153],"show":[154],"can":[157],"generate":[158],"SECDA-compliant":[159],"designs":[161,174],"are":[163],"successfully":[164],"synthesized":[165],"executed":[167],"Furthermore,":[171],"generated":[173],"capture":[175],"kernel-specific":[176],"trade-offs":[177],"between":[178],"compute":[179],"parallelism":[180],"movement,":[183],"highlighting":[184],"potential":[186],"LLM-guided":[188],"adapt":[191],"across":[194],"diverse":[195],"while":[197],"reducing":[198],"need":[203],"human":[206],"expertise.":[207]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-06-11T00:00:00"}