{"id":"https://openalex.org/W7164188974","doi":"https://doi.org/10.48550/arxiv.2606.09915","title":"ARTA: Adaptive Reinforcement-Learning-Based Throttling Agent for RowHammer Vulnerabilities","display_name":"ARTA: Adaptive Reinforcement-Learning-Based Throttling Agent for RowHammer Vulnerabilities","publication_year":2026,"publication_date":"2026-06-06","ids":{"openalex":"https://openalex.org/W7164188974","doi":"https://doi.org/10.48550/arxiv.2606.09915"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2606.09915","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.09915","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2606.09915","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004997902","display_name":"Marco Ho","orcid":"https://orcid.org/0000-0002-1120-475X"},"institutions":[{"id":"https://openalex.org/I174167972","display_name":"British Columbia Institute of Technology","ror":"https://ror.org/01p65pg69","country_code":"CA","type":"education","lineage":["https://openalex.org/I174167972"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ho, Marco","raw_affiliation_strings":["British Columbia Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"British Columbia Institute of Technology","institution_ids":["https://openalex.org/I174167972"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hsiao, Michael S.","raw_affiliation_strings":["Virginia Tech"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Tech","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111062876","display_name":"Jeeho Ryoo","orcid":null},"institutions":[{"id":"https://openalex.org/I32907511","display_name":"Fairleigh Dickinson University","ror":"https://ror.org/04wkzvc75","country_code":"US","type":"education","lineage":["https://openalex.org/I32907511"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryoo, Jeeho","raw_affiliation_strings":["Fairleigh Dickinson University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fairleigh Dickinson University","institution_ids":["https://openalex.org/I32907511"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9704999923706055,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9704999923706055,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.011300000362098217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.00279999990016222,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8927000164985657},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6541000008583069},{"id":"https://openalex.org/keywords/bandwidth-throttling","display_name":"Bandwidth throttling","score":0.5309000015258789},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.5159000158309937},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.45080000162124634},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4278999865055084},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.38530001044273376},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3644999861717224},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.35659998655319214}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8927000164985657},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6541000008583069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5378999710083008},{"id":"https://openalex.org/C173061102","wikidata":"https://www.wikidata.org/wiki/Q478819","display_name":"Bandwidth throttling","level":3,"score":0.5309000015258789},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.5159000158309937},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5120000243186951},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.45080000162124634},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4278999865055084},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.38530001044273376},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.37709999084472656},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3644999861717224},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.35659998655319214},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.3529999852180481},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.3447999954223633},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3303999900817871},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.32510000467300415},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.2919999957084656},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.28690001368522644},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2745000123977661},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.26669999957084656},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.2639999985694885},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.263700008392334},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.25850000977516174},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.25450000166893005},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.25440001487731934}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2606.09915","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.09915","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2606.09915","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.09915","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.4773085415363312}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"RowHammer":[0,46,159],"vulnerability":[1],"continues":[2],"to":[3,13,28,115,120,131],"intensify":[4],"with":[5],"DRAM":[6,56,163],"scaling,":[7],"reducing":[8],"the":[9,55,85],"activation":[10],"threshold":[11],"needed":[12],"induce":[14],"bitflips":[15,110,118],"and":[16,24,44,60,95,127,157],"rendering":[17],"existing":[18],"defenses":[19],"such":[20],"as":[21],"TRR,":[22],"ECC,":[23],"refresh-based":[25],"mechanisms":[26,136],"vulnerable":[27],"sophisticated":[29],"multi-bank":[30],"hammering":[31],"patterns.":[32],"This":[33],"work":[34],"presents":[35],"ARTA,":[36],"a":[37,66,89,96],"lightweight":[38],"reinforcement-learning-based":[39],"throttling":[40,153],"mechanism":[41],"that":[42,106,150],"detects":[43],"suppresses":[45],"activity":[47],"by":[48,137],"monitoring":[49],"fine-grained":[50],"memory":[51,86,144],"access":[52],"behavior":[53],"within":[54],"refresh":[57],"window":[58],"(t_REFW)":[59],"dynamically":[61],"adjusting":[62],"core":[63],"throughput":[64],"using":[65,80],"Q-learning":[67],"frequency":[68],"scaling":[69],"governor.":[70],"ARTA":[71,107],"requires":[72],"no":[73],"DRAM-side":[74],"hardware":[75],"modification":[76],"or":[77],"offline":[78],"training,":[79],"small":[81],"SRAM":[82],"structures":[83],"in":[84],"controller":[87],"--":[88,99],"per-core,":[90],"per-bank":[91],"FIFO":[92],"queue":[93],"(CBF)":[94],"compact":[97],"Q-table":[98],"for":[100,142,161],"immediate":[101],"deployment.":[102],"Our":[103],"evaluation":[104],"shows":[105],"eliminates":[108],"all":[109],"at":[111,123],"N_BO":[112,124],"values":[113],"down":[114],"64,":[116],"reduces":[117],"up":[119,130],"22K":[121],"times":[122],"of":[125],"20,":[126],"improves":[128],"performance":[129],"73.6%":[132],"over":[133],"state-of-the-art":[134],"mitigation":[135,160],"limiting":[138],"preventive":[139],"action":[140],"overheads":[141],"improved":[143],"bandwidth":[145],"throughput.":[146],"These":[147],"results":[148],"demonstrate":[149],"adaptive":[151],"RL-based":[152],"provides":[154],"robust,":[155],"scalable,":[156],"high-performance":[158],"emerging":[162],"systems.":[164]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-06-11T00:00:00"}