{"id":"https://openalex.org/W7163716996","doi":"https://doi.org/10.48550/arxiv.2606.05851","title":"Mixed Potential Approach to Convergence of Nonlinear RLC Circuits with Memristors","display_name":"Mixed Potential Approach to Convergence of Nonlinear RLC Circuits with Memristors","publication_year":2026,"publication_date":"2026-06-04","ids":{"openalex":"https://openalex.org/W7163716996","doi":"https://doi.org/10.48550/arxiv.2606.05851"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2606.05851","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.05851","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2606.05851","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080374992","display_name":"Mauro Di Marco","orcid":"https://orcid.org/0000-0002-0013-9112"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Di Marco, Mauro","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069809502","display_name":"Mauro Forti","orcid":"https://orcid.org/0000-0002-3970-7201"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Forti, Mauro","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003092391","display_name":"Luca Pancioni","orcid":"https://orcid.org/0000-0002-2502-9542"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pancioni, Luca","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078497169","display_name":"Giacomo Innocenti","orcid":"https://orcid.org/0000-0002-2110-826X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Innocenti, Giacomo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5074942219","display_name":"A. Tesi","orcid":"https://orcid.org/0000-0002-0234-5999"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tesi, Alberto","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.6464999914169312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.6464999914169312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.07209999859333038,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.07050000131130219,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7989000082015991},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7815999984741211},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6647999882698059},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.5390999913215637},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.5358999967575073},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.5198000073432922},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4000999927520752},{"id":"https://openalex.org/keywords/mathematical-proof","display_name":"Mathematical proof","score":0.3955000042915344},{"id":"https://openalex.org/keywords/electrical-element","display_name":"Electrical element","score":0.3691999912261963}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7989000082015991},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7815999984741211},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6647999882698059},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.5390999913215637},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.5358999967575073},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.5198000073432922},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4821999967098236},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4708999991416931},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4000999927520752},{"id":"https://openalex.org/C108710211","wikidata":"https://www.wikidata.org/wiki/Q11538","display_name":"Mathematical proof","level":2,"score":0.3955000042915344},{"id":"https://openalex.org/C113089479","wikidata":"https://www.wikidata.org/wiki/Q210729","display_name":"Electrical element","level":2,"score":0.3691999912261963},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.36149999499320984},{"id":"https://openalex.org/C196796808","wikidata":"https://www.wikidata.org/wiki/Q132629","display_name":"Electrical network","level":2,"score":0.34470000863075256},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3400999903678894},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.3276999890804291},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.3206999897956848},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3091999888420105},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3068000078201294},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2930999994277954},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.27090001106262207},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.265500009059906},{"id":"https://openalex.org/C194571574","wikidata":"https://www.wikidata.org/wiki/Q2251187","display_name":"Linear circuit","level":4,"score":0.2612999975681305},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.2606000006198883},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.25769999623298645},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.25679999589920044},{"id":"https://openalex.org/C171496939","wikidata":"https://www.wikidata.org/wiki/Q1347410","display_name":"Variable capacitor","level":4,"score":0.2542000114917755}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2606.05851","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.05851","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2606.05851","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.05851","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,103,139,163],"paper":[1,25],"considers":[2],"a":[3,29,76,93],"large":[4],"class":[5],"of":[6,54,61,79,129],"nonlinear":[7],"circuits,":[8],"termed":[9],"RLCM,":[10],"containing":[11],"all":[12,145],"four":[13,146],"basic":[14,69,147],"circuit":[15,74,111,148],"elements,":[16],"i.e.,":[17],"resistors,":[18],"inductors,":[19],"capacitors":[20,100],"and":[21,40,85,101,114],"memristors.":[22,45],"A":[23],"companion":[24],"[1]":[26],"has":[27,75],"introduced":[28],"mixed":[30,63],"potential":[31],"for":[32,42,131],"RLCM":[33,55,73,177],"circuits":[34,43,56,121,143,155,160,178],"generalizing":[35],"that":[36,71,90,152],"found":[37],"by":[38,59,168],"Brayton":[39],"Moser":[41],"without":[44,156,161],"In":[46],"this":[47],"paper,":[48],"systematic":[49],"Lyapunov-like":[50],"results":[51,105,140,151],"on":[52],"convergence":[53,104],"are":[57,106,166],"proved":[58],"means":[60],"the":[62,68,82,119,170,180],"potential.":[64],"These":[65],"hold":[66],"under":[67],"assumption":[70],"an":[72],"complete":[77],"set":[78],"variables":[80],"in":[81,179],"flux-charge":[83,171,181],"domain":[84],"they":[86,115],"require,":[87],"roughly":[88],"speaking,":[89],"there":[91],"is":[92,96,128],"balance,":[94],"which":[95,127],"quantitatively":[97],"estimated,":[98],"between":[99],"inductors.":[102,162],"robust":[107],"with":[108],"respect":[109],"to":[110,133,142,154,175],"parameter":[112],"variations":[113],"include":[116],"cases":[117],"where":[118],"memristor":[120,159],"possess":[122],"multiple":[123],"stable":[124],"equilibrium":[125],"points,":[126],"importance":[130],"instance":[132],"implement":[134],"content":[135],"addressable":[136],"memories":[137],"(CAMs).":[138],"extend":[141],"possessing":[144],"elements":[149],"previous":[150],"pertain":[153],"memristors":[157],"or":[158],"main":[164],"proofs":[165],"conducted":[167],"using":[169],"analysis":[172],"method":[173],"(FCAM)":[174],"analyze":[176],"domain.":[182]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-06-06T00:00:00"}