{"id":"https://openalex.org/W7163508186","doi":"https://doi.org/10.48550/arxiv.2606.04638","title":"Mixed potential for nonlinear RLC circuits with memristors","display_name":"Mixed potential for nonlinear RLC circuits with memristors","publication_year":2026,"publication_date":"2026-06-03","ids":{"openalex":"https://openalex.org/W7163508186","doi":"https://doi.org/10.48550/arxiv.2606.04638"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2606.04638","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.04638","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2606.04638","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080374992","display_name":"Mauro Di Marco","orcid":"https://orcid.org/0000-0002-0013-9112"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Di Marco, Mauro","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069809502","display_name":"Mauro Forti","orcid":"https://orcid.org/0000-0002-3970-7201"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Forti, Mauro","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003092391","display_name":"Luca Pancioni","orcid":"https://orcid.org/0000-0002-2502-9542"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pancioni, Luca","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078497169","display_name":"Giacomo Innocenti","orcid":"https://orcid.org/0000-0002-2110-826X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Innocenti, Giacomo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5074942219","display_name":"A. Tesi","orcid":"https://orcid.org/0000-0002-0234-5999"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tesi, Alberto","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.652999997138977,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.652999997138977,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.08640000224113464,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12772","display_name":"Control and Stability of Dynamical Systems","score":0.04039999842643738,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8878999948501587},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.7542999982833862},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6656000018119812},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6478000283241272},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.5321999788284302},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.5099999904632568},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.5037999749183655},{"id":"https://openalex.org/keywords/electrical-element","display_name":"Electrical element","score":0.45899999141693115}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8878999948501587},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.7542999982833862},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6656000018119812},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6478000283241272},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.5321999788284302},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.5099999904632568},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.5037999749183655},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4765999913215637},{"id":"https://openalex.org/C113089479","wikidata":"https://www.wikidata.org/wiki/Q210729","display_name":"Electrical element","level":2,"score":0.45899999141693115},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4578999876976013},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.42989999055862427},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.4077000021934509},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3684999942779541},{"id":"https://openalex.org/C196796808","wikidata":"https://www.wikidata.org/wiki/Q132629","display_name":"Electrical network","level":2,"score":0.361299991607666},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.34850001335144043},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3384000062942505},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.33239999413490295},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.3312999904155731},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.30799999833106995},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.29440000653266907},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2906999886035919},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28380000591278076},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.2831000089645386},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.258899986743927}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2606.04638","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.04638","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2606.04638","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2606.04638","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"In":[0,37,205],"two":[1],"seminal":[2],"articles":[3],"published":[4],"in":[5,74,81,94,97,113,122,191,195,217,253],"1964,":[6],"Brayton":[7],"and":[8,24,35,117,150,174,198,251],"Moser":[9],"introduced":[10,53],"the":[11,44,75,82,95,114,123,131,165,175,183,187,192,202,210,240,246],"concept":[12],"of":[13,29,58,167,177,225,249],"a":[14,18,26,48,55,68,91,99,118,148,156,168,206,218,254],"mixed":[15,49,132,169,203,211],"potential":[16,50,133,170,212],"as":[17,144,182],"fundamental":[19],"theoretic":[20,180],"tool":[21],"to":[22,164,185,215],"describe":[23],"analyze":[25],"class":[27,56],"RLC":[28,59,120],"nonlinear":[30,119],"circuits":[31,60,140,173],"containing":[32,61],"resistors,":[33],"capacitors":[34,250],"inductors.":[36],"this":[38],"paper,":[39],"it":[40],"is":[41,65,71,102,134,161,213,245],"shown":[42],"for":[43,54,171],"first":[45],"time":[46],"that":[47,236],"can":[51],"be":[52],"RLCM":[57,111,226],"also":[62,151],"memristors.":[63],"This":[64,159],"possible":[66],"provided":[67],"memristor":[69,149,153,172,255],"circuit":[70,112,121,146,188],"analyzed":[72],"not":[73,238],"traditional":[76],"voltage-current":[77,124],"domain":[78,116,194],"but":[79],"rather":[80],"flux-charge":[83,86,115,193],"domain.":[84,125],"The":[85],"analysis":[87],"method":[88],"(FCAM)":[89],"plays":[90],"crucial":[92],"role":[93],"extension,":[96],"particular,":[98],"key":[100],"step":[101],"an":[103,110,196],"equivalence":[104],"principle":[105],"established":[106],"via":[107,201],"FCAM":[108],"between":[109],"Several":[126],"examples":[127],"are":[128],"discussed":[129],"where":[130,243],"explicitly":[135],"found.":[136],"These":[137],"include":[138],"basic":[139],"with":[141,147,155],"memristors,":[142],"such":[143],"Chua's":[145],"large-scale":[152],"arrays":[154],"neural":[157],"architecture.":[158],"paper":[160,208],"mainly":[162],"devoted":[163],"introduction":[166],"study":[176],"its":[178],"main":[179],"properties,":[181],"possibility":[184],"write":[186],"state":[189],"equations":[190],"effective":[197],"compact":[199],"form":[200],"potential.":[204],"companion":[207],"[1],":[209],"used":[214],"obtain":[216],"systematic":[219],"way":[220],"Lyapunov-like":[221],"results":[222,229,233],"on":[223,234],"convergence":[224,235],"circuits.":[227],"Those":[228],"will":[230],"extend":[231],"existing":[232],"do":[237],"cover":[239],"important":[241],"case":[242],"there":[244],"simultaneous":[247],"presence":[248],"inductors":[252],"circuit.":[256]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-06-05T00:00:00"}