{"id":"https://openalex.org/W7162784605","doi":"https://doi.org/10.48550/arxiv.2605.29533","title":"Uncertainty-triggered wake-up enables energy-efficient, error-resilient edge AI with memristor front ends","display_name":"Uncertainty-triggered wake-up enables energy-efficient, error-resilient edge AI with memristor front ends","publication_year":2026,"publication_date":"2026-05-28","ids":{"openalex":"https://openalex.org/W7162784605","doi":"https://doi.org/10.48550/arxiv.2605.29533"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.29533","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.29533","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.29533","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093884889","display_name":"Th\u00e9o Ballet","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ballet, Th\u00e9o","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116057618","display_name":"Aymen Romdhane","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Romdhane, Aymen","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136323311","display_name":"Bruno Lovison-Franco","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lovison-Franco, Bruno","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006437773","display_name":"Th\u00e9o Dupuis","orcid":"https://orcid.org/0000-0002-5057-6222"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dupuis, Th\u00e9o","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011097884","display_name":"Adrien Renaudineau","orcid":"https://orcid.org/0000-0002-2506-3097"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Renaudineau, Adrien","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137359215","display_name":"Felipe Paiva Alencar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alencar, Felipe Paiva","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116309881","display_name":"M. A. Iftakher","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Iftakher, Mohammed Akib","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068164263","display_name":"Cl\u00e9ment Turck","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Turck, Cl\u00e9ment","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018125818","display_name":"Kamel-Eddine Harabi","orcid":"https://orcid.org/0000-0002-8321-0286"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Harabi, Kamel-Eddine","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046458712","display_name":"Elisa Vianello","orcid":"https://orcid.org/0000-0002-8868-9951"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vianello, Elisa","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137315896","display_name":"Jean-Michel Portal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Portal, Jean-Michel","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039823257","display_name":"Pascal Benoit","orcid":"https://orcid.org/0000-0002-2945-5725"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Benoit, Pascal","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137388811","display_name":"David Novo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Novo, David","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5063819347","display_name":"Damien Querlioz","orcid":"https://orcid.org/0000-0002-0295-1008"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Querlioz, Damien","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9782000184059143,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9782000184059143,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.004699999932199717,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11392","display_name":"Energy Harvesting in Wireless Networks","score":0.0015999999595806003,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8007000088691711},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.6987000107765198},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.5016999840736389},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.5016000270843506},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4846999943256378},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.4569999873638153},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4406000077724457},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4059000015258789},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.39739999175071716},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.3864000141620636}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8007000088691711},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.6987000107765198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6158000230789185},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.5016999840736389},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.5016000270843506},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4846999943256378},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.4569999873638153},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4406000077724457},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4059000015258789},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.39739999175071716},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.3864000141620636},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37130001187324524},{"id":"https://openalex.org/C2780713532","wikidata":"https://www.wikidata.org/wiki/Q93158","display_name":"Edge of chaos","level":2,"score":0.37059998512268066},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.36959999799728394},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.3684000074863434},{"id":"https://openalex.org/C107673813","wikidata":"https://www.wikidata.org/wiki/Q812534","display_name":"Bayesian probability","level":2,"score":0.35989999771118164},{"id":"https://openalex.org/C2779803651","wikidata":"https://www.wikidata.org/wiki/Q5282088","display_name":"Discriminator","level":3,"score":0.35440000891685486},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.3424000144004822},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.32190001010894775},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3188000023365021},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.31349998712539673},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.31029999256134033},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.30820000171661377},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.30000001192092896},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.2992999851703644},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.28619998693466187},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.2822999954223633},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.275299996137619},{"id":"https://openalex.org/C160234255","wikidata":"https://www.wikidata.org/wiki/Q812535","display_name":"Bayesian inference","level":3,"score":0.273499995470047},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.26969999074935913},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.2685000002384186},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.266400009393692},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.2644999921321869},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.2635999917984009},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2619999945163727},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.25130000710487366},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.25060001015663147},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.25060001015663147}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.29533","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.29533","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.29533","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.29533","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"score":0.9114739298820496,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Memristor":[0],"computing":[1],"offers":[2],"a":[3,49,59,65,69,81,97,115,210],"route":[4],"to":[5,13,64],"low-energy":[6],"edge":[7,215],"AI,":[8],"but":[9,41],"device":[10],"variability,":[11],"sensitivity":[12],"operating":[14,202],"conditions,":[15],"and":[16,129,146],"system-integration":[17],"challenges":[18],"can":[19,28],"hinder":[20],"deployment.":[21],"Here":[22],"we":[23],"show":[24],"that":[25,186],"these":[26],"limitations":[27],"be":[29],"mitigated":[30],"by":[31,57,118,158,192],"using":[32],"memristor":[33,61,76,153],"AI":[34],"not":[35],"as":[36,42,80,209],"the":[37,43,103,107,120,152],"final":[38,108,140],"decision":[39],"maker":[40],"ultra-low-power,":[44],"always-on":[45],"front":[46,77,154],"end":[47,78,155],"of":[48,175,181],"heterogeneous":[50],"inference":[51],"system.":[52],"We":[53,110],"implement":[54],"this":[55,112,148],"architecture":[56,113],"coupling":[58],"fabricated":[60,121],"Bayesian":[62,122],"machine":[63,123],"programmable":[66],"CPU":[67,130],"running":[68],"higher-power,":[70],"higher-accuracy":[71],"software":[72],"neural":[73],"network.":[74],"The":[75,133],"acts":[79],"probabilistic":[82],"screener.":[83],"When":[84],"it":[85],"predicts":[86],"an":[87,92,125,182],"abnormal":[88],"event":[89],"or":[90,94,161],"produces":[91,106],"ambiguous":[93],"invalid":[95],"output,":[96],"dedicated":[98],"hardware":[99],"wake-up":[100,127,136,172,193,208],"path":[101],"activates":[102],"CPU,":[104],"which":[105],"decision.":[109],"validate":[111],"on":[114],"heartbeat-classification":[116],"benchmark":[117],"interfacing":[119],"with":[124],"FPGA-based":[126],"platform":[128],"back":[131],"end.":[132],"resulting":[134],"uncertainty-triggered":[135,207],"system":[137],"achieves":[138],"high":[139],"classification":[141],"accuracy":[142,149],"under":[143],"nominal":[144],"operation":[145],"maintains":[147],"even":[150],"when":[151],"is":[156,189],"degraded":[157],"voltage":[159],"scaling":[160],"reduced":[162],"programming":[163],"margins,":[164],"because":[165],"unreliable":[166],"outputs":[167],"are":[168],"converted":[169],"into":[170],"recoverable":[171],"events":[173],"instead":[174],"becoming":[176],"silent":[177],"errors.":[178],"Post-layout":[179],"analysis":[180],"ASIC":[183],"implementation":[184],"shows":[185],"average":[187],"energy":[188],"governed":[190],"primarily":[191],"frequency,":[194],"providing":[195],"practical":[196],"design":[197],"rules":[198],"for":[199,212],"choosing":[200],"front-end":[201],"points.":[203],"These":[204],"results":[205],"establish":[206],"strategy":[211],"energy-efficient,":[213],"error-resilient":[214],"AI.":[216]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-05-30T00:00:00"}