{"id":"https://openalex.org/W7162584323","doi":"https://doi.org/10.48550/arxiv.2605.26118","title":"Xe-Forge: Multi-Stage LLM-Powered Kernel Optimization for Intel GPU","display_name":"Xe-Forge: Multi-Stage LLM-Powered Kernel Optimization for Intel GPU","publication_year":2026,"publication_date":"2026-04-16","ids":{"openalex":"https://openalex.org/W7162584323","doi":"https://doi.org/10.48550/arxiv.2605.26118"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.26118","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.26118","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.26118","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034356220","display_name":"Marcin Spoczynski","orcid":"https://orcid.org/0000-0001-9169-7066"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Spoczynski, Marcin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137092997","display_name":"Daniel Fleischer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fleischer, Daniel","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022442928","display_name":"Moshe Berchansky","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Berchansky, Moshe","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137120722","display_name":"Gabriela Ben-Melech Stan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stan, Gabriela Ben-Melech","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058621963","display_name":"Shira Guskin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guskin, Shira","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137187531","display_name":"Weilin Xu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xu, Weilin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065192709","display_name":"Adam Siemieniuk","orcid":"https://orcid.org/0000-0001-9226-0181"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Siemieniuk, Adam","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5024066643","display_name":"Alexander Heinecke","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Heinecke, Alexander","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8490999937057495,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8490999937057495,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.03620000183582306,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.01510000042617321,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.6222000122070312},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6105999946594238},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5449000000953674},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.45179998874664307},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.39750000834465027},{"id":"https://openalex.org/keywords/intel-ipsc","display_name":"Intel iPSC","score":0.34779998660087585},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.34209999442100525},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.33730000257492065},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.3294999897480011}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8478999733924866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6230000257492065},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.6222000122070312},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6105999946594238},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5449000000953674},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.45179998874664307},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.39750000834465027},{"id":"https://openalex.org/C199115840","wikidata":"https://www.wikidata.org/wiki/Q108649754","display_name":"Intel iPSC","level":3,"score":0.34779998660087585},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34310001134872437},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.34209999442100525},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.33730000257492065},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.3294999897480011},{"id":"https://openalex.org/C150202949","wikidata":"https://www.wikidata.org/wiki/Q107602","display_name":"Pointer (user interface)","level":2,"score":0.3262999951839447},{"id":"https://openalex.org/C76782552","wikidata":"https://www.wikidata.org/wiki/Q110546","display_name":"Just-in-time compilation","level":3,"score":0.29789999127388},{"id":"https://openalex.org/C79189994","wikidata":"https://www.wikidata.org/wiki/Q3488021","display_name":"Uniprocessor system","level":3,"score":0.2964000105857849},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29499998688697815},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2937999963760376},{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.2881999909877777},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.275299996137619},{"id":"https://openalex.org/C140479938","wikidata":"https://www.wikidata.org/wiki/Q5254619","display_name":"Iterated function","level":2,"score":0.274399995803833},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.27160000801086426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.26989999413490295},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.26980000734329224},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.26350000500679016},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.2615000009536743},{"id":"https://openalex.org/C159379195","wikidata":"https://www.wikidata.org/wiki/Q7239568","display_name":"Precomputation","level":3,"score":0.259799987077713},{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.2587999999523163},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.2583000063896179},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.25189998745918274},{"id":"https://openalex.org/C88626702","wikidata":"https://www.wikidata.org/wiki/Q1128903","display_name":"Continuation","level":2,"score":0.2500999867916107}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.26118","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.26118","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.26118","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.26118","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Porting":[0],"deep":[1],"learning":[2],"algorithms":[3],"to":[4,10,29,92,197],"new":[5,233],"hardware":[6,54],"accelerators":[7],"requires":[8],"developers":[9],"repeatedly":[11],"apply":[12],"the":[13,47,61,88,155,173,223],"same":[14,48],"low-level":[15],"optimizations":[16],"--":[17,28,96,112,211],"quantization,":[18],"memory":[19],"access":[20],"coalescing,":[21],"tile":[22],"size":[23],"tuning,":[24,108],"and":[25,100,109,128,169,199],"architecture-specific":[26],"workarounds":[27],"every":[30],"Triton":[31,86],"kernel":[32,45],"in":[33],"their":[34],"code-base.":[35],"This":[36],"manual,":[37],"repetitive":[38,224],"effort":[39,226],"is":[40],"a":[41,71,83,116,179],"major":[42],"bottleneck:":[43],"each":[44,113],"demands":[46],"cycle":[49],"of":[50,189],"trial-and-error":[51],"profiling":[52],"against":[53],"constraints":[55,139],"that":[56,75,120,147,213,227],"vary":[57],"across":[58,205],"devices,":[59],"yet":[60],"underlying":[62],"optimization":[63,94],"patterns":[64],"remain":[65],"largely":[66],"consistent.":[67],"We":[68,161],"present":[69],"Xe-Forge,":[70],"multi-stage":[72],"LLM-powered":[73],"pipeline":[74],"automates":[76],"this":[77],"process":[78],"for":[79],"Intel":[80,137,174],"GPU.":[81],"Given":[82],"functionally":[84],"correct":[85],"kernel,":[87],"system":[89],"applies":[90],"up":[91],"nine":[93,192],"stages":[95],"from":[97,150],"algorithmic":[98],"restructuring":[99],"operator":[101],"fusion":[102],"through":[103],"block":[104],"pointer":[105],"modernization,":[106],"GPU-specific":[107],"open-ended":[110],"discovery":[111],"driven":[114],"by":[115],"Chain-of-Verification-and-Refinement":[117],"(CoVeR)":[118],"agent":[119],"generates":[121],"candidates,":[122],"validates":[123],"them":[124],"on":[125,130,164,172,202,232],"real":[126],"hardware,":[127],"iterates":[129],"failures.":[131],"A":[132],"curated":[133],"knowledge":[134,216],"base":[135],"encodes":[136],"GPU":[138],"(power-of-two":[140],"warp":[141],"counts,":[142],"GRF":[143],"modes,":[144],"SLM":[145],"sizing)":[146],"are":[148],"absent":[149],"LLM":[151],"training":[152],"data,":[153],"keeping":[154],"model":[156],"within":[157],"architecturally":[158],"valid":[159],"bounds.":[160],"evaluate":[162],"Xe-Forge":[163],"97":[165],"Level-2":[166],"KernelBench":[167],"kernels":[168,190,193],"Flash":[170,203],"Attention":[171,204],"Arc":[175],"Pro":[176],"B70,":[177],"achieving":[178],"1.17x":[180],"geometric":[181],"mean":[182],"speedup":[183],"over":[184],"PyTorch":[185],"eager":[186],"with":[187,217],"67%":[188],"improving,":[191],"exceeding":[194],"5x":[195],"(up":[196],"82x),":[198],"2--13.3x":[200],"speedups":[201],"all":[206],"tested":[207],"configurations":[208],"without":[209],"regression":[210],"demonstrating":[212],"structured":[214],"domain":[215],"hardware-in-the-loop":[218],"verification":[219],"can":[220],"systematically":[221],"eliminate":[222],"porting":[225],"currently":[228],"gates":[229],"algorithm":[230],"deployment":[231],"accelerators.":[234]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-05-28T00:00:00"}