{"id":"https://openalex.org/W7161676671","doi":"https://doi.org/10.48550/arxiv.2605.17892","title":"CPPL: A Circuit Prompt Programming Language","display_name":"CPPL: A Circuit Prompt Programming Language","publication_year":2026,"publication_date":"2026-05-18","ids":{"openalex":"https://openalex.org/W7161676671","doi":"https://doi.org/10.48550/arxiv.2605.17892"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.17892","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.17892","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.17892","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5136466529","display_name":"Shuo Yin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yin, Shuo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136488228","display_name":"Yihe Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Yihe","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092876716","display_name":"Lancheng Zou","orcid":"https://orcid.org/0009-0004-6820-7064"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zou, Lancheng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136460871","display_name":"Xufeng Yao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yao, Xufeng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022945347","display_name":"Tinghuan Chen","orcid":"https://orcid.org/0000-0002-9195-6619"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chen, Tinghuan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103176646","display_name":"Chen Bai","orcid":"https://orcid.org/0000-0002-5476-6859"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bai, Chen","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136505026","display_name":"Zhengrong Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Zhengrong","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136500685","display_name":"Tsung-Yi Ho","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ho, Tsung-Yi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5136501721","display_name":"Bei Yu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yu, Bei","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7605999708175659,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7605999708175659,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.11670000106096268,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.037700001150369644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7537999749183655},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5109999775886536},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5059999823570251},{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.450300008058548},{"id":"https://openalex.org/keywords/compiler-construction","display_name":"Compiler construction","score":0.43309998512268066},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.3693000078201294},{"id":"https://openalex.org/keywords/digital-subscriber-line","display_name":"Digital subscriber line","score":0.34450000524520874}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8133999705314636},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7537999749183655},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5723999738693237},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5109999775886536},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5059999823570251},{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.450300008058548},{"id":"https://openalex.org/C9957790","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler construction","level":3,"score":0.43309998512268066},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.3693000078201294},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3594000041484833},{"id":"https://openalex.org/C201374245","wikidata":"https://www.wikidata.org/wiki/Q104534","display_name":"Digital subscriber line","level":2,"score":0.34450000524520874},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.33559998869895935},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.328900009393692},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.30320000648498535},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2992999851703644},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.288100004196167},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.28700000047683716},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2831999957561493},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27810001373291016},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.2639999985694885},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.2572000026702881},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.2502000033855438}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.17892","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.17892","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.17892","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.17892","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[{"score":0.6504864692687988,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Large":[0],"language":[1],"models":[2],"(LLMs)":[3],"have":[4],"shown":[5],"promise":[6],"in":[7],"register-transfer":[8],"level":[9],"(RTL)":[10],"design":[11,27,71,183],"automation,":[12],"but":[13],"direct":[14,157,160],"RTL":[15,88],"generation":[16,77],"remains":[17],"difficult":[18],"to":[19,48,111,118,142,189],"validate,":[20],"optimize,":[21],"and":[22,41,61,101,134,137,159,187],"integrate":[23],"with":[24,103],"compiler-based":[25],"hardware":[26,76,182],"flows.":[28],"Hardware":[29],"compiler":[30,51,121],"infrastructures":[31],"such":[32],"as":[33],"CIRCT":[34,143,161,165],"provide":[35],"typed":[36],"intermediate":[37],"representations,":[38],"legality":[39],"checks,":[40],"optimization":[42,166],"passes,":[43],"yet":[44],"current":[45],"LLMs":[46],"struggle":[47],"emit":[49],"raw":[50],"IR":[52,109,162],"because":[53],"of":[54],"MLIR":[55],"syntax,":[56],"SSA":[57],"discipline,":[58],"dialect-specific":[59],"operations,":[60],"strict":[62],"width":[63],"constraints.":[64],"This":[65],"paper":[66],"presents":[67],"CPPL,":[68],"a":[69,79,93,106,176],"compiler-mediated":[70,177],"framework":[72],"that":[73,175],"turns":[74],"LLM-assisted":[75,181],"into":[78],"statically":[80],"checkable":[81],"frontend":[82,95],"problem":[83],"rather":[84],"than":[85],"an":[86],"unconstrained":[87],"text-generation":[89],"task.":[90],"CPPL":[91,104,152,192],"combines":[92],"Python":[94],"DSL":[96],"for":[97,144],"declaring":[98],"module":[99,127],"interfaces":[100],"hierarchy":[102,133],"IR,":[105,131],"JSON-based":[107],"circuit":[108],"designed":[110],"expose":[112],"compiler-visible":[113],"structure":[114],"while":[115,164],"remaining":[116],"accessible":[117],"LLMs.":[119],"The":[120],"infers":[122],"operation":[123],"widths":[124],"from":[125],"declared":[126],"ports,":[128],"validates":[129],"generated":[130],"checks":[132],"port":[135],"bindings,":[136],"deterministically":[138],"lowers":[139],"the":[140,149],"result":[141],"synthesizable":[145],"Verilog":[146,158],"generation.":[147],"On":[148],"RTLLM":[150],"benchmark,":[151],"improves":[153],"functional":[154],"correctness":[155],"over":[156],"generation,":[163],"reduces":[167],"post-synthesis":[168],"AIG":[169],"node":[170],"counts.":[171],"These":[172],"results":[173],"show":[174],"interface":[178],"can":[179],"make":[180],"more":[184],"reliable,":[185],"analyzable,":[186],"amenable":[188],"backend":[190],"optimization.":[191],"is":[193],"available":[194],"at":[195],"https://github.com/SawyDust1228/CPPL.":[196]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-05-20T00:00:00"}