{"id":"https://openalex.org/W7161688951","doi":"https://doi.org/10.48550/arxiv.2605.17182","title":"Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces","display_name":"Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces","publication_year":2026,"publication_date":"2026-05-16","ids":{"openalex":"https://openalex.org/W7161688951","doi":"https://doi.org/10.48550/arxiv.2605.17182"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.17182","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.17182","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.17182","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5136489131","display_name":"Oran Hayes","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hayes, Oran","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136487001","display_name":"Maria Pantazi-Kypraiou","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pantazi-Kypraiou, Maria","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034999787","display_name":"Athanasios Tziouvaras","orcid":"https://orcid.org/0000-0003-0730-0076"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tziouvaras, Athanasios","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136477469","display_name":"George Stamoulis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stamoulis, George","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067055700","display_name":"Anuj Pathania","orcid":"https://orcid.org/0000-0002-5813-7021"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pathania, Anuj","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136455593","display_name":"Shreejith Shanker","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shanker, Shreejith","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5136490975","display_name":"George Floros","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Floros, George","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4275999963283539,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4275999963283539,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.2540999948978424,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.12720000743865967,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5630999803543091},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.5146999955177307},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5113999843597412},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.47440001368522644},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.439300000667572},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.3831000030040741},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.3666999936103821},{"id":"https://openalex.org/keywords/delivery-performance","display_name":"Delivery Performance","score":0.32679998874664307},{"id":"https://openalex.org/keywords/voltage-drop","display_name":"Voltage drop","score":0.31529998779296875},{"id":"https://openalex.org/keywords/electromigration","display_name":"Electromigration","score":0.30649998784065247}],"concepts":[{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5630999803543091},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.5146999955177307},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5113999843597412},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.47440001368522644},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.47209998965263367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46970000863075256},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45649999380111694},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.439300000667572},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38429999351501465},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.3831000030040741},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3666999936103821},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33869999647140503},{"id":"https://openalex.org/C2777386808","wikidata":"https://www.wikidata.org/wiki/Q5254078","display_name":"Delivery Performance","level":2,"score":0.32679998874664307},{"id":"https://openalex.org/C82178898","wikidata":"https://www.wikidata.org/wiki/Q166839","display_name":"Voltage drop","level":3,"score":0.31529998779296875},{"id":"https://openalex.org/C138055206","wikidata":"https://www.wikidata.org/wiki/Q1319010","display_name":"Electromigration","level":2,"score":0.30649998784065247},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.30630001425743103},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.2973000109195709},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.2962000072002411},{"id":"https://openalex.org/C2781007418","wikidata":"https://www.wikidata.org/wiki/Q1456934","display_name":"Capacity planning","level":2,"score":0.2930000126361847},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2915000021457672},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.28290000557899475},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.2825999855995178},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.28130000829696655},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2797999978065491},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27320000529289246},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.27129998803138733},{"id":"https://openalex.org/C47949032","wikidata":"https://www.wikidata.org/wiki/Q663542","display_name":"Overcurrent","level":3,"score":0.2711000144481659},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.2702000141143799},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.2671999931335449},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.2644999921321869},{"id":"https://openalex.org/C114563136","wikidata":"https://www.wikidata.org/wiki/Q19725982","display_name":"Network planning and design","level":2,"score":0.26429998874664307},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.26339998841285706},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.2599000036716461},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.25209999084472656},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2508000135421753}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.17182","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.17182","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.17182","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.17182","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Power":[0],"Delivery":[1],"Networks":[2],"(PDNs)":[3],"are":[4,74],"critical":[5],"for":[6,42],"maintaining":[7,127],"voltage":[8],"integrity":[9],"in":[10,117],"modern":[11],"multiprocessor":[12],"systems.":[13],"Conventional":[14],"early-stage":[15,43],"PDN":[16,44,83,99,118],"planning":[17,85],"relies":[18],"on":[19,47],"static":[20],"or":[21],"worst-case":[22,124],"power":[23,49,55,66],"assumptions,":[24],"often":[25],"leading":[26],"to":[27,64,81,114,122],"over-provisioned":[28],"designs":[29],"and":[30,62,132],"inefficient":[31],"use":[32],"of":[33],"routing":[34],"resources.":[35],"This":[36],"paper":[37],"proposes":[38],"a":[39],"workload-aware":[40],"methodology":[41],"optimization":[45],"based":[46],"architectural":[48,52],"traces.":[50],"Using":[51],"simulations,":[53],"temporal":[54],"activity":[56],"is":[57],"captured":[58],"at":[59,86],"fine":[60],"granularity":[61],"mapped":[63],"spatial":[65],"density":[67],"distributions":[68,73],"across":[69],"the":[70,94,110],"chip.":[71],"These":[72],"then":[75],"translated":[76],"into":[77],"current":[78],"demand":[79],"profiles":[80],"guide":[82],"topology":[84],"tile":[87],"granularity.":[88],"By":[89],"incorporating":[90],"realistic":[91],"workload":[92],"behavior,":[93],"proposed":[95],"approach":[96],"enables":[97],"adaptive":[98],"resource":[100],"allocation":[101],"during":[102],"early":[103],"design":[104],"stages.":[105],"Experimental":[106],"results":[107],"demonstrate":[108],"that":[109],"method":[111],"achieves":[112],"up":[113],"32.94%":[115],"reduction":[116],"metal":[119],"area":[120],"compared":[121],"conventional":[123],"designs,":[125],"while":[126],"compliance":[128],"with":[129],"IR":[130],"drop":[131],"electromigration":[133],"constraints.":[134]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-05-20T00:00:00"}