{"id":"https://openalex.org/W7161059847","doi":"https://doi.org/10.48550/arxiv.2605.11847","title":"A Fast and Energy-Efficient Latch-Based Memristive Analog Content-Addressable Memory","display_name":"A Fast and Energy-Efficient Latch-Based Memristive Analog Content-Addressable Memory","publication_year":2026,"publication_date":"2026-05-12","ids":{"openalex":"https://openalex.org/W7161059847","doi":"https://doi.org/10.48550/arxiv.2605.11847"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.11847","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.11847","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.11847","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044167596","display_name":"Paul-Philipp Manea","orcid":"https://orcid.org/0000-0001-6998-3066"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manea, Paul-Philipp","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136021975","display_name":"Aishwarya Natarajan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Natarajan, Aishwarya","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040088387","display_name":"Jim Ignowski","orcid":"https://orcid.org/0000-0001-5091-3674"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ignowski, Jim","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5136014920","display_name":"John Paul Strachan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Strachan, John Paul","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5066836564","display_name":"Luca Buonanno","orcid":"https://orcid.org/0000-0002-9646-0970"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Buonanno, Luca","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.7950000166893005,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.7950000166893005,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.16689999401569366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.00860000029206276,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7249000072479248},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5946000218391418},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.49889999628067017},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4544000029563904},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.4311000108718872},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.41440001130104065},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.41370001435279846},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.40610000491142273},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.38909998536109924},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.34610000252723694}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7249000072479248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7088000178337097},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5946000218391418},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.49889999628067017},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4544000029563904},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45010000467300415},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4311000108718872},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.41440001130104065},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.41370001435279846},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.40610000491142273},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40459999442100525},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.38909998536109924},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.34610000252723694},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.34220001101493835},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.34130001068115234},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.3407999873161316},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32019999623298645},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.3174000084400177},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.3158999979496002},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2924000024795532},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2912999987602234},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2892000079154968},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.28040000796318054},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.27880001068115234},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.2759000062942505},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27410000562667847},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2694999873638153},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.2678000032901764},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.26179999113082886},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.26010000705718994},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.25920000672340393},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.25760000944137573},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2574999928474426}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.11847","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.11847","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.11847","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.11847","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"score":0.9027954339981079,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Analog":[0],"content-addressable":[1],"memories":[2],"(aCAMs)":[3],"based":[4],"on":[5],"memristors":[6],"provide":[7],"a":[8,70,83,136,163],"promising":[9],"pathway":[10],"toward":[11],"energy-efficient":[12],"large-scale":[13],"associative":[14],"computing":[15],"for":[16,196],"Edge":[17],"AI":[18],"and":[19,31,59,66,94,115,131,135,180,207],"embedded":[20],"intelligence":[21],"applications.":[22],"They":[23],"have":[24],"been":[25],"successfully":[26],"applied":[27],"to":[28,100,123,147,204],"decision-tree":[29,186],"inference":[30],"extend":[32],"the":[33,48,113,184],"capabilities":[34],"of":[35],"compute-in-memory":[36],"(CIM)":[37],"architectures":[38],"beyond":[39],"conventional":[40,44],"vector-matrix":[41],"multiplication.":[42],"However,":[43],"designs":[45,201],"such":[46],"as":[47],"6T2M":[49,120],"architecture":[50],"suffer":[51],"from":[52,121,168],"static":[53,79,96],"search":[54,97],"power,":[55],"limited":[56,205],"voltage":[57,80],"gain,":[58,90],"pronounced":[60],"match-line":[61,178],"crosstalk,":[62],"constraining":[63],"analog":[64],"precision":[65],"scalability.":[67],"We":[68],"introduce":[69],"strong-arm":[71],"latched":[72],"memristor":[73],"(SALM)":[74],"aCAM":[75],"cell":[76],"that":[77,118,191],"replaces":[78],"division":[81],"with":[82],"dynamic":[84],"current-race":[85],"comparator,":[86],"enabling":[87],"high":[88],"regenerative":[89],"intrinsic":[91],"result":[92],"latching,":[93],"near-zero":[95],"power.":[98],"Compared":[99],"6T2M,":[101],"SALM":[102,126,192],"reduces":[103],"read":[104],"energy":[105,149],"by":[106],"33%":[107],"at":[108,151],"identical":[109],"latency":[110,153],"while":[111],"eliminating":[112],"gain":[114,206],"crosstalk":[116],"limitations":[117],"prevent":[119],"scaling":[122],"large":[124],"arrays.":[125],"further":[127],"enables":[128],"scalable":[129],"sequential":[130],"parallel":[132],"latch":[133],"sharing,":[134],"dataset-aware":[137],"optimization":[138],"framework":[139,189],"exposes":[140],"an":[141],"explicit":[142],"energy-latency":[143],"tradeoff,":[144],"achieving":[145],"up":[146],"50%":[148],"reduction":[150],"3x":[152],"across":[154],"representative":[155],"workloads.":[156],"To":[157],"enable":[158],"architectural":[159],"exploration,":[160],"we":[161],"develop":[162],"circuit-accurate":[164],"behavioral":[165],"model":[166],"derived":[167],"SPICE":[169],"lookup":[170],"tables":[171],"in":[172],"22":[173],"nm":[174],"FD-SOI":[175],"technology,":[176],"capturing":[177],"dynamics":[179],"crosstalk.":[181,209],"Integrated":[182],"into":[183],"X-TIME":[185],"compiler,":[187],"this":[188],"demonstrates":[190],"maintains":[193],"near-software":[194],"accuracy":[195],"high-dimensional":[197],"datasets,":[198],"whereas":[199],"baseline":[200],"degrade":[202],"due":[203],"cumulative":[208]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-05-14T00:00:00"}