{"id":"https://openalex.org/W7160909295","doi":"https://doi.org/10.48550/arxiv.2605.08908","title":"HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators","display_name":"HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators","publication_year":2026,"publication_date":"2026-05-09","ids":{"openalex":"https://openalex.org/W7160909295","doi":"https://doi.org/10.48550/arxiv.2605.08908"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.08908","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.08908","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.08908","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5135967319","display_name":"Ayushi Agarwal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Agarwal, Ayushi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036075266","display_name":"A. K. Mathur","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mathur, Anannya","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5027215692","display_name":"Preeti Ranjan Panda","orcid":"https://orcid.org/0000-0002-2508-7531"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Panda, Preeti Ranjan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8008999824523926,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8008999824523926,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.12939999997615814,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.014299999922513962,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.7192999720573425},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6672000288963318},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5027999877929688},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.3723999857902527},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3544999957084656},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.31709998846054077}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8393999934196472},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.7192999720573425},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6672000288963318},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5027999877929688},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4763000011444092},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.420199990272522},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.3723999857902527},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36809998750686646},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3544999957084656},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.31709998846054077},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.2906999886035919},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.2849000096321106},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26750001311302185},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.2551000118255615}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.08908","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.08908","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.08908","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.08908","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,20],"system-level":[1],"cache":[2,42,51,82,123],"is":[3],"a":[4,97,119,129],"critical":[5],"resource":[6],"shared":[7,41,93,114],"by":[8],"processor":[9,36,76],"cores":[10,45,60,77],"and":[11,46,75,104,121,134,153,172,182],"domain-specific":[12],"accelerators":[13,47,74,111],"in":[14],"heterogeneous":[15],"systems":[16],"on":[17],"chips":[18],"(SoCs).":[19],"strict":[21],"QoS":[22],"requirements":[23],"of":[24,35,57,64,109,149],"accelerators,":[25],"such":[26],"as":[27],"deadlines,":[28],"can":[29,84],"lead":[30,85],"to":[31,67,86,143,157],"severe":[32],"performance":[33,138,181],"degradation":[34],"cores.":[37],"Thus,":[38],"managing":[39],"the":[40,62,92,106,113,146,150,159,179,184],"efficiently":[43],"between":[44,73,132],"becomes":[48],"crucial.":[49],"State-of-the-art":[50],"management":[52,124],"techniques":[53],"perform":[54],"reuse-aware":[55,122],"bypassing":[56],"accesses":[58,152],"from":[59],"with":[61,80],"help":[63],"reuse":[65,89,107,133,147],"predictors":[66],"improve":[68],"performance.":[69],"However,":[70],"architectural":[71],"differences":[72],"(often":[78],"associated":[79],"deep":[81],"hierarchies)":[83],"significantly":[87,177],"different":[88,170],"patterns":[90],"at":[91,112],"cache.":[94,115],"We":[95,116,166],"propose":[96,118],"novel":[98,130],"clustering-based":[99],"methodology,":[100],"LERN,":[101],"for":[102,137],"learning":[103],"predicting":[105],"behavior":[108,148],"hardware":[110],"then":[117],"deadline":[120,135,186],"strategy,":[125],"HyDRA,":[126],"which":[127],"explores":[128],"tradeoff":[131],"awareness":[136],"efficiency.":[139],"It":[140,176],"uses":[141],"LERN":[142],"dynamically":[144],"predict":[145],"accelerator":[151,164,174,185],"make":[154],"bypass":[155],"decisions":[156],"maximize":[158],"system":[160,180],"throughput":[161],"while":[162],"meeting":[163],"deadlines.":[165],"evaluate":[167],"HyDRA":[168],"across":[169],"workloads":[171],"varied":[173],"configurations.":[175],"improves":[178],"reduces":[183],"miss":[187],"rate.":[188]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-05-13T00:00:00"}