{"id":"https://openalex.org/W7160909582","doi":"https://doi.org/10.48550/arxiv.2605.08743","title":"Inverter Redistribution through Self-Dual and Self-Anti-Dual Function Transformation","display_name":"Inverter Redistribution through Self-Dual and Self-Anti-Dual Function Transformation","publication_year":2026,"publication_date":"2026-05-09","ids":{"openalex":"https://openalex.org/W7160909582","doi":"https://doi.org/10.48550/arxiv.2605.08743"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.08743","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.08743","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.08743","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5135960881","display_name":"Jingren Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Jingren","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135941411","display_name":"Guangyu Hu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hu, Guangyu","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041371153","display_name":"Shiju Lin","orcid":"https://orcid.org/0000-0002-6556-7038"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lin, Shiju","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5135961873","display_name":"Hongce Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhang, Hongce","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.3073999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.3073999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.2567000091075897,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.20630000531673431,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5773000121116638},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5228999853134155},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5188000202178955},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5103999972343445},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.48919999599456787},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45910000801086426},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.43299999833106995},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4196000099182129},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.4124000072479248}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5773000121116638},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5228999853134155},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5188000202178955},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5103999972343445},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.48919999599456787},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45910000801086426},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44130000472068787},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.43299999833106995},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4196000099182129},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.4124000072479248},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38999998569488525},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.3702999949455261},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.36959999799728394},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.3695000112056732},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.361299991607666},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.35280001163482666},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.35120001435279846},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.34850001335144043},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33899998664855957},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.33180001378059387},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.329800009727478},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31690001487731934},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.29670000076293945},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.2865000069141388},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.2824000120162964},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.27070000767707825},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.26669999957084656},{"id":"https://openalex.org/C2778820799","wikidata":"https://www.wikidata.org/wiki/Q3454688","display_name":"Cost reduction","level":2,"score":0.26339998841285706},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.26190000772476196},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2597000002861023},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.25360000133514404},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.08743","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.08743","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.08743","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.08743","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.411664754152298,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"And-Inverter":[0],"Graph":[1],"(AIG)-based":[2],"logic":[3,120],"synthesis":[4,28],"has":[5],"been":[6,21],"a":[7,51,76,143],"cornerstone":[8],"of":[9,140,146],"digital":[10],"design":[11],"automation":[12],"for":[13,23],"several":[14],"decades.":[15],"While":[16],"numerous":[17],"optimization":[18],"techniques":[19],"have":[20],"developed":[22],"both":[24],"technology-independent":[25,60],"and":[26,92,142],"technology-dependent":[27,69],"stages,":[29],"existing":[30],"technology":[31,84],"mapping":[32],"approaches":[33],"predominantly":[34],"employ":[35],"graph-covering":[36],"strategies":[37],"directly":[38],"on":[39,97,148],"AIG":[40],"representations":[41],"without":[42],"adequately":[43],"addressing":[44],"complemented":[45,54,90],"edge":[46],"distribution.":[47],"Neglecting":[48],"inverters":[49],"creates":[50],"significant":[52],"disconnect:":[53],"edges":[55,91],"are":[56],"systematically":[57],"overlooked":[58],"in":[59,121],"cost":[61],"functions,":[62],"yet":[63],"they":[64],"abruptly":[65],"become":[66],"critical":[67,98],"during":[68],"mapping.":[70],"In":[71],"this":[72,130],"work,":[73],"we":[74],"introduce":[75],"delay-driven":[77],"pre-processing":[78],"stage":[79],"that":[80,103],"operates":[81],"prior":[82],"to":[83,87,129],"mapping,":[85],"designed":[86],"strategically":[88],"redistribute":[89],"mitigate":[93],"the":[94,122,149],"inverter-induced":[95],"costs":[96],"paths.":[99],"Experimental":[100],"validation":[101],"demonstrates":[102],"our":[104,133],"delay-targeted":[105],"methodology":[106],"not":[107],"only":[108],"preserves":[109],"original":[110],"delay":[111,138],"characteristics":[112],"but":[113],"also":[114],"enables":[115],"performance":[116],"improvements.":[117],"Notably,":[118],"arithmetic":[119],"EPFL":[123],"combinational":[124],"benchmark":[125],"exhibits":[126],"particular":[127],"sensitivity":[128],"approach,":[131],"with":[132],"method":[134],"achieving":[135],"an":[136],"average":[137],"reduction":[139],"0.49%":[141],"maximum":[144],"improvement":[145],"3.86%":[147],"case":[150],"sqrt.":[151]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-05-13T00:00:00"}