{"id":"https://openalex.org/W7160839138","doi":"https://doi.org/10.48550/arxiv.2605.06952","title":"EDA-Schema-V2: A Multimodal Schema, Open Datasets, and Benchmarks for Machine Learning in Digital Physical Design","display_name":"EDA-Schema-V2: A Multimodal Schema, Open Datasets, and Benchmarks for Machine Learning in Digital Physical Design","publication_year":2026,"publication_date":"2026-05-07","ids":{"openalex":"https://openalex.org/W7160839138","doi":"https://doi.org/10.48550/arxiv.2605.06952"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.06952","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.06952","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.06952","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5135829103","display_name":"Pratik Shrestha","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shrestha, Pratik","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5099073630","display_name":"Alec Aversa","orcid":"https://orcid.org/0000-0001-9432-5073"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aversa, Alec","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5059641297","display_name":"Ioannis Savidis","orcid":"https://orcid.org/0000-0003-4230-1795"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Savidis, Ioannis","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.614300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.614300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.27799999713897705,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.05009999871253967,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5557000041007996},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.4830000102519989},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4047999978065491},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.4027999937534332},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.3928000032901764},{"id":"https://openalex.org/keywords/predictability","display_name":"Predictability","score":0.3612000048160553},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.35899999737739563}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7796000242233276},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.6577000021934509},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.5559999942779541},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5557000041007996},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.4830000102519989},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4047999978065491},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.4027999937534332},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.3928000032901764},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.37959998846054077},{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.3612000048160553},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3601999878883362},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.35899999737739563},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.35600000619888306},{"id":"https://openalex.org/C52146309","wikidata":"https://www.wikidata.org/wiki/Q7431116","display_name":"Schema (genetic algorithms)","level":2,"score":0.3395000100135803},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.3357999920845032},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.3273000121116638},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3262999951839447},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.32260000705718994},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.3190999925136566},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3037000000476837},{"id":"https://openalex.org/C12725497","wikidata":"https://www.wikidata.org/wiki/Q810247","display_name":"Baseline (sea)","level":2,"score":0.27810001373291016}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.06952","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.06952","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.06952","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.06952","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/6","display_name":"Clean water and sanitation","score":0.47722992300987244}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,67,129,160,205],"continuous":[1],"scaling":[2],"of":[3,11,32,71,80,116],"CMOS":[4],"technology":[5],"has":[6],"significantly":[7],"increased":[8],"the":[9,29,81,95,111,121,202],"complexity":[10],"very":[12],"large-scale":[13],"integrated":[14],"circuits,":[15],"driving":[16],"interest":[17],"in":[18,42,63,226],"applying":[19],"machine":[20],"learning":[21],"(ML)":[22],"to":[23,213],"electronic":[24],"design":[25,82,108,133,203],"automation":[26],"(EDA).":[27],"However,":[28],"limited":[30],"availability":[31],"open":[33,50],"and":[34,40,60,74,92,103,127,139,157,170,188,208,218],"standardized":[35,220],"datasets":[36,62,115,207],"limits":[37],"interoperability,":[38],"comparability,":[39],"reproducibility":[41],"ML-based":[43,224],"research.":[44],"This":[45],"paper":[46],"introduces":[47],"EDA-Schema-V2,":[48],"an":[49],"multimodal":[51],"schema":[52,68],"that":[53,197],"provides":[54],"a":[55],"structured":[56],"framework":[57],"for":[58,222],"representing":[59],"analyzing":[61],"digital":[64,227],"physical":[65,72,117,228],"design.":[66,229],"includes":[69,140],"representations":[70,142],"attributes":[73],"quality-of-results":[75],"metrics":[76,190],"across":[77,201],"multiple":[78],"stages":[79],"flow,":[83,114],"including":[84],"logic":[85],"synthesis,":[86,91],"floorplanning,":[87],"placement,":[88],"clock":[89,153],"network":[90],"routing.":[93],"Utilizing":[94],"SkyWater":[96],"130nm,":[97,102],"Nangate":[98],"45nm,":[99],"IHP":[100],"SG13G2":[101],"ASAP":[104],"7nm":[105],"open-source":[106],"process":[107],"kits":[109],"with":[110,194],"OpenROAD":[112],"tool":[113],"circuit":[118],"designs":[119],"from":[120,143],"IWLS'05":[122],"benchmark":[123,137],"suite":[124],"are":[125,191,210],"generated":[126,148],"analyzed.":[128],"dataset":[130,161],"comprises":[131],"7,776":[132],"instances":[134],"spanning":[135,184],"18":[136],"circuits":[138],"stage-resolved":[141],"synthesis":[144],"through":[145,149],"detailed":[146],"routing,":[147],"parameter":[150],"sweeps":[151],"over":[152,163],"period,":[154],"core":[155],"utilization,":[156],"aspect":[158],"ratio.":[159],"contains":[162],"275":[164],"million":[165,168,174],"gates,":[166],"75":[167],"nets,":[169],"more":[171],"than":[172],"36":[173],"extracted":[175],"timing":[176],"paths.":[177],"In":[178],"addition,":[179],"twelve":[180],"representative":[181],"prediction":[182],"tasks":[183],"timing,":[185],"power,":[186],"area,":[187],"routing":[189],"identified,":[192],"along":[193],"baseline":[195],"analyses":[196],"characterize":[198],"stage-to-stage":[199],"predictability":[200],"flow.":[204],"resulting":[206],"baselines":[209],"publicly":[211],"released":[212],"support":[214],"reproducible":[215],"ML":[216],"research":[217],"establish":[219],"benchmarks":[221],"evaluating":[223],"approaches":[225]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-05-12T00:00:00"}