{"id":"https://openalex.org/W7160608665","doi":"https://doi.org/10.48550/arxiv.2605.05920","title":"LLM-Driven Design Space Exploration of FPGA-based Accelerators","display_name":"LLM-Driven Design Space Exploration of FPGA-based Accelerators","publication_year":2026,"publication_date":"2026-05-07","ids":{"openalex":"https://openalex.org/W7160608665","doi":"https://doi.org/10.48550/arxiv.2605.05920"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.05920","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.05920","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.05920","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5135709332","display_name":"Vinamra Sharma","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sharma, Vinamra","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135688484","display_name":"Xingjian Fu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fu, Xingjian","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037278231","display_name":"Jude Haris","orcid":"https://orcid.org/0000-0001-7359-3888"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Haris, Jude","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5135661442","display_name":"Jos\u00e9 Cano","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cano, Jos\u00e9","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.958899974822998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.958899974822998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.008899999782443047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0044999998062849045,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7689999938011169},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.6011000275611877},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5346999764442444},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5138999819755554},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.498199999332428},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.4715000092983246},{"id":"https://openalex.org/keywords/space-exploration","display_name":"Space exploration","score":0.4553999900817871},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4307999908924103},{"id":"https://openalex.org/keywords/engineering-design-process","display_name":"Engineering design process","score":0.4122999906539917}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7689999938011169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7013999819755554},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.6011000275611877},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5346999764442444},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5138999819755554},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.498199999332428},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4756999909877777},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.4715000092983246},{"id":"https://openalex.org/C104060986","wikidata":"https://www.wikidata.org/wiki/Q180046","display_name":"Space exploration","level":2,"score":0.4553999900817871},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4307999908924103},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.4122999906539917},{"id":"https://openalex.org/C2777466363","wikidata":"https://www.wikidata.org/wiki/Q17008971","display_name":"Design tool","level":2,"score":0.40779998898506165},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.3995000123977661},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.397599995136261},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38999998569488525},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.3747999966144562},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.36070001125335693},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.328900009393692},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.319599986076355},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.31790000200271606},{"id":"https://openalex.org/C2780117330","wikidata":"https://www.wikidata.org/wiki/Q1192186","display_name":"Superconducting Super Collider","level":4,"score":0.3005000054836273},{"id":"https://openalex.org/C135257023","wikidata":"https://www.wikidata.org/wiki/Q691358","display_name":"Domain-specific language","level":2,"score":0.2759999930858612},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.27379998564720154},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.2662000060081482},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.2635999917984009},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2621000111103058},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.25929999351501465},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.258899986743927}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.05920","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.05920","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.05920","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.05920","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Designing":[0],"field-programmable":[1],"gate":[2],"array":[3],"(FPGA)-based":[4],"accelerators":[5,43],"for":[6,99,125],"modern":[7],"artificial":[8],"intelligence":[9],"workloads":[10],"requires":[11,55],"navigating":[12],"a":[13,66,95,118,142],"large":[14],"and":[15,25,32,47,59,114,150],"complex":[16],"hardware":[17],"design":[18,86,145],"space":[19,87],"encompassing":[20],"architectural":[21],"parameters,":[22],"dataflow":[23],"strategies,":[24],"memory":[26],"hierarchies,":[27],"making":[28],"the":[29,35,75,85,130],"process":[30],"time-consuming":[31],"resource-intensive.":[33],"While":[34],"SECDA":[36,76,82],"methodology":[37],"enables":[38,122],"rapid":[39],"hardware-software":[40],"co-design":[41],"of":[42,90,132,141],"through":[44,134],"SystemC":[45],"simulation":[46],"FPGA":[48],"execution,":[49],"identifying":[50],"optimal":[51],"accelerator":[52,101,144],"configurations":[53,102],"still":[54],"substantial":[56],"manual":[57],"effort":[58],"domain":[60],"expertise.":[61],"This":[62],"work":[63],"presents":[64],"SECDA-DSE,":[65],"framework":[67],"that":[68,107,121,146],"integrates":[69],"Large":[70],"Language":[71],"Models":[72],"(LLMs)":[73],"into":[74],"ecosystem,":[77],"comprising":[78],"tools":[79],"built":[80],"around":[81],"to":[83],"automate":[84],"exploration":[88,110],"(DSE)":[89],"FPGA-based":[91],"accelerators.":[92],"SECDA-DSE":[93,133],"combines":[94],"structured":[96],"DSE":[97],"Explorer":[98],"generating":[100],"with":[103],"an":[104,135,154],"LLM":[105],"Stack":[106],"performs":[108],"reasoning-guided":[109],"using":[111],"retrieval-augmented":[112],"generation":[113],"chain-of-thought":[115],"prompting,":[116],"alongside":[117],"feedback":[119],"loop":[120],"reinforced":[123],"fine-tuning":[124],"continuous":[126],"improvement.":[127],"We":[128],"demonstrate":[129],"feasibility":[131],"initial":[136],"high-level":[137],"synthesis":[138,148],"based":[139],"evaluation":[140],"generated":[143],"meets":[147],"timing":[149],"resource":[151],"constraints":[152],"on":[153],"Zynq-7000":[155],"FPGA.":[156]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-05-09T00:00:00"}