{"id":"https://openalex.org/W7160641675","doi":"https://doi.org/10.48550/arxiv.2605.05773","title":"CircuitFormer: A Circuit Language Model for Analog Topology Design from Natural Language Prompt","display_name":"CircuitFormer: A Circuit Language Model for Analog Topology Design from Natural Language Prompt","publication_year":2026,"publication_date":"2026-05-07","ids":{"openalex":"https://openalex.org/W7160641675","doi":"https://doi.org/10.48550/arxiv.2605.05773"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.05773","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.05773","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.05773","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5135649067","display_name":"Md Touhidul Islam","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Islam, Md Touhidul","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135723246","display_name":"Sujan Kumar Saha","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Saha, Sujan Kumar","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019820972","display_name":"Farimah Farahmandi","orcid":"https://orcid.org/0000-0003-1535-0938"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Farahmandi, Farimah","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5135691685","display_name":"Mark Tehranipoor","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tehranipoor, Mark","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9491000175476074,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9491000175476074,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.013299999758601189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.005400000140070915,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7193999886512756},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6147000193595886},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.54830002784729},{"id":"https://openalex.org/keywords/language-model","display_name":"Language model","score":0.491100013256073},{"id":"https://openalex.org/keywords/vocabulary","display_name":"Vocabulary","score":0.4731999933719635},{"id":"https://openalex.org/keywords/serialization","display_name":"Serialization","score":0.47099998593330383},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.4569999873638153},{"id":"https://openalex.org/keywords/natural-language","display_name":"Natural language","score":0.45010000467300415}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7997000217437744},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7193999886512756},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6147000193595886},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.54830002784729},{"id":"https://openalex.org/C137293760","wikidata":"https://www.wikidata.org/wiki/Q3621696","display_name":"Language model","level":2,"score":0.491100013256073},{"id":"https://openalex.org/C2777601683","wikidata":"https://www.wikidata.org/wiki/Q6499736","display_name":"Vocabulary","level":2,"score":0.4731999933719635},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.47099998593330383},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.4569999873638153},{"id":"https://openalex.org/C195324797","wikidata":"https://www.wikidata.org/wiki/Q33742","display_name":"Natural language","level":2,"score":0.45010000467300415},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3995000123977661},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.39489999413490295},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.36579999327659607},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3393999934196472},{"id":"https://openalex.org/C66746571","wikidata":"https://www.wikidata.org/wiki/Q1134833","display_name":"ENCODE","level":3,"score":0.33009999990463257},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.32760000228881836},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.32499998807907104},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.2980000078678131},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.2953999936580658},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.29420000314712524},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.2865999937057495},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.27709999680519104},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25699999928474426},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.2556999921798706},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2535000145435333}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.05773","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.05773","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.05773","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.05773","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Automating":[0],"analog":[1,27,40,86,225],"circuit":[2,87,100,110,133,158,171,226],"design":[3,29,41,49],"remains":[4],"a":[5,48,108,161,181,187,200,205],"longstanding":[6],"challenge":[7],"in":[8,66,147],"Electronic":[9],"Design":[10],"Automation":[11],"(EDA).":[12],"While":[13],"Transformer-based":[14],"Large":[15],"Language":[16],"Models":[17],"(LLMs)":[18],"have":[19],"revolutionized":[20],"software":[21],"code":[22],"generation,":[23],"their":[24],"application":[25],"to":[26,89,114],"hardware":[28],"is":[30,244],"hindered":[31],"by":[32,118,177,232],"two":[33],"critical":[34],"limitations:":[35],"(i)":[36],"the":[37,56,68,81,129,148],"scarcity":[38],"of":[39,47,58,72,85,125,131,145,191],"datasets":[42],"containing":[43],"natural":[44],"language":[45,94,202],"description":[46,95],"and":[50,54,179,216,234],"its":[51],"corresponding":[52],"netlist,":[53],"(ii)":[55],"inefficiency":[57],"general-purpose":[59],"tokenizers":[60],"(e.g.,":[61],"Byte":[62],"Pair":[63],"Encoding":[64],"(BPE))":[65],"capturing":[67],"inherent":[69],"graph":[70,111,134],"structure":[71],"circuits.":[73],"To":[74],"bridge":[75],"this":[76,195],"gap,":[77],"first,":[78],"we":[79,103,198],"curate":[80],"largest":[82],"annotated":[83],"dataset":[84,243],"netlists":[88],"date,":[90],"comprising":[91],"31,341":[92],"netlist-natural":[93],"pairs":[96],"across":[97,222],"all":[98,223],"major":[99,224],"classes.":[101],"Furthermore,":[102],"propose":[104],"Circuit":[105],"Tokenizer":[106],"(CKT),":[107],"novel":[109],"tokenizer":[112],"designed":[113],"encode":[115],"netlist":[116],"connectivity":[117],"explicitly":[119],"mining":[120],"frequent":[121],"subcircuits.":[122],"In":[123],"terms":[124],"scalability,":[126],"CKT":[127,153,166],"overcomes":[128],"bottleneck":[130],"prior":[132],"serialization":[135],"methods":[136],"where":[137],"vocabulary":[138,155,190],"size":[139,192],"scales":[140],"linearly":[141],"with":[142],"maximum":[143],"number":[144],"components":[146],"dataset,":[149],"n_max,":[150],"(O(n_max));":[151],"instead,":[152],"decouples":[154],"growth":[156],"from":[157],"complexity,":[159],"achieving":[160,180],"constant":[162],"O(1)":[163],"complexity.":[164],"Empirically,":[165],"outperforms":[167],"standard":[168],"BPE":[169],"on":[170],"topology":[172],"representation,":[173],"reducing":[174],"sequence":[175],"length":[176],"57%":[178],"2.3x":[182],"superior":[183],"compression":[184],"ratio":[185],"using":[186],"compact,":[188],"fixed":[189],"512.":[193],"Leveraging":[194],"optimized":[196],"tokenization,":[197],"train":[199],"circuit-specific":[201],"model,":[203],"CircuitFormer,":[204],"511M":[206],"parameter":[207],"encoder-decoder":[208],"transformer.":[209],"Our":[210],"model":[211],"achieves":[212],"100%":[213],"syntactic":[214],"correctness":[215],"an":[217],"83%":[218],"functional":[219],"success":[220],"rate":[221],"categories,":[227],"outperforming":[228],"state-of-the-art":[229],"open-source":[230],"LLMs":[231],"10%":[233],"14%,":[235],"respectively,":[236],"while":[237],"requiring":[238],"240x":[239],"fewer":[240],"parameters.":[241],"The":[242],"publicly":[245],"available":[246],"at":[247],"https://huggingface.co/datasets/touhid314/cktformer-dataset.":[248]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-05-09T00:00:00"}