{"id":"https://openalex.org/W7160562459","doi":"https://doi.org/10.48550/arxiv.2605.04842","title":"Communication Offloading on SmartNIC DPUs: A Quantitative Approach","display_name":"Communication Offloading on SmartNIC DPUs: A Quantitative Approach","publication_year":2026,"publication_date":"2026-05-06","ids":{"openalex":"https://openalex.org/W7160562459","doi":"https://doi.org/10.48550/arxiv.2605.04842"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.04842","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.04842","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.04842","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037374138","display_name":"Jacob Wahlgren","orcid":"https://orcid.org/0000-0003-1669-7714"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wahlgren, Jacob","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109588348","display_name":"Andong Hu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hu, Andong","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135602115","display_name":"Roger Pearce","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pearce, Roger","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108777627","display_name":"Maya Gokhale","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gokhale, Maya","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5135589568","display_name":"Ivy Peng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peng, Ivy","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.4230000078678131,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.4230000078678131,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.4059999883174896,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14347","display_name":"Big Data and Digital Economy","score":0.029200000688433647,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7541000247001648},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5839999914169312},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5375999808311462},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5364999771118164},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5199999809265137},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.4934000074863434},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.39399999380111694},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.3797999918460846},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.3772999942302704},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.3626999855041504}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8027999997138977},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7541000247001648},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5839999914169312},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5375999808311462},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5364999771118164},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5264000296592712},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5199999809265137},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.4934000074863434},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4747999906539917},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4318000078201294},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.39399999380111694},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.3797999918460846},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.3772999942302704},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.3626999855041504},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.336899995803833},{"id":"https://openalex.org/C70000936","wikidata":"https://www.wikidata.org/wiki/Q4672467","display_name":"Access method","level":2,"score":0.3321000039577484},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.32829999923706055},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31610000133514404},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.30959999561309814},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.30649998784065247},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.3037000000476837},{"id":"https://openalex.org/C158156997","wikidata":"https://www.wikidata.org/wiki/Q1416645","display_name":"Models of communication","level":2,"score":0.29249998927116394},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.290800005197525},{"id":"https://openalex.org/C854659","wikidata":"https://www.wikidata.org/wiki/Q1859284","display_name":"Message passing","level":2,"score":0.28940001130104065},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.2854999899864197},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2851000130176544},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.28130000829696655},{"id":"https://openalex.org/C192126672","wikidata":"https://www.wikidata.org/wiki/Q1068715","display_name":"Telecommunications network","level":2,"score":0.27959999442100525},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.26980000734329224},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.2680000066757202},{"id":"https://openalex.org/C95491727","wikidata":"https://www.wikidata.org/wiki/Q992968","display_name":"Mobile telephony","level":3,"score":0.2623000144958496},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.2529999911785126},{"id":"https://openalex.org/C186967261","wikidata":"https://www.wikidata.org/wiki/Q5082128","display_name":"Mobile device","level":2,"score":0.25200000405311584}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.04842","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.04842","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.04842","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.04842","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49051013588905334}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"SmartNIC":[0,32,68,145],"Data":[1],"Processing":[2],"Units":[3],"(DPUs)":[4],"offer":[5],"a":[6,50,91,121,140],"promising":[7],"solution":[8],"for":[9],"saving":[10],"high-end":[11],"CPU":[12],"resources":[13],"by":[14],"offloading":[15,52,96],"tasks":[16,59],"to":[17,109,115,128],"programmable":[18],"cores":[19],"near":[20],"the":[21,29,61,72,87,95,116,129,137],"network":[22],"interface.":[23],"In":[24],"this":[25],"work,":[26],"we":[27],"explore":[28],"feasibility":[30],"of":[31,94,131],"DPUs":[33,69],"in":[34,83,124,143],"supporting":[35],"an":[36],"asynchronous":[37],"communication":[38,51,58,113],"model":[39],"called":[40,54],"\"fire-and-forget\",":[41],"particularly":[42],"its":[43],"core":[44],"message":[45],"routing":[46],"service.":[47],"We":[48,118],"design":[49],"engine":[53],"Buddy":[55,64],"that":[56],"decouples":[57],"from":[60],"application":[62],"process.":[63],"runs":[65],"flexibly":[66],"on":[67,136],"such":[70,100],"as":[71,90,101],"Nvidia":[73],"BlueField-3":[74],"DPU":[75],"and":[76,103],"generic":[77],"x86":[78],"CPUs.":[79],"Our":[80],"evaluation":[81],"results":[82],"five":[84],"applications":[85],"identify":[86,120],"memory-to-communication":[88],"ratio":[89],"key":[92],"predictor":[93],"performance.":[97],"Host-dominated":[98],"workloads,":[99],"Quicksilver":[102],"Sparse":[104],"Matrix":[105],"Transpose,":[106],"achieved":[107],"up":[108],"1.55x":[110],"speedup":[111],"with":[112],"offloaded":[114],"DPU.":[117],"further":[119],"625x":[122],"increase":[123],"DRAM":[125],"traffic":[126],"due":[127],"absence":[130],"Direct":[132],"Cache":[133],"Access":[134],"support":[135],"DPU,":[138],"highlighting":[139],"critical":[141],"need":[142],"future":[144],"designs.":[146]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-05-08T00:00:00"}