{"id":"https://openalex.org/W7160506324","doi":"https://doi.org/10.48550/arxiv.2605.04109","title":"Resource Utilization of Differentiable Logic Gate Networks Deployed on FPGAs","display_name":"Resource Utilization of Differentiable Logic Gate Networks Deployed on FPGAs","publication_year":2026,"publication_date":"2026-05-04","ids":{"openalex":"https://openalex.org/W7160506324","doi":"https://doi.org/10.48550/arxiv.2605.04109"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.04109","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.04109","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.04109","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5135596955","display_name":"Stephen Wormald","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wormald, Stephen","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135564266","display_name":"Gilon Kravatsky","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kravatsky, Gilon","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135606861","display_name":"Damon Woodard","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Woodard, Damon","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5135540327","display_name":"Domenic Forte","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Forte, Domenic","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3790000081062317,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3790000081062317,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.1973000019788742,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.08869999647140503,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7558000087738037},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5564000010490417},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5085999965667725},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5004000067710876},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.49900001287460327},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4880000054836273},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45419999957084656},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.43939998745918274},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.388700008392334},{"id":"https://openalex.org/keywords/differentiable-function","display_name":"Differentiable function","score":0.38510000705718994}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7558000087738037},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6744999885559082},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5564000010490417},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5085999965667725},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5004000067710876},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.49900001287460327},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4880000054836273},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45419999957084656},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44339999556541443},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.43939998745918274},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4325000047683716},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.388700008392334},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3865000009536743},{"id":"https://openalex.org/C202615002","wikidata":"https://www.wikidata.org/wiki/Q783507","display_name":"Differentiable function","level":2,"score":0.38510000705718994},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.38370001316070557},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.3756999969482422},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.35569998621940613},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.35280001163482666},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.3472999930381775},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.3264999985694885},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.32199999690055847},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2962999939918518},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.2957000136375427},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.29350000619888306},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.2912999987602234},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.28519999980926514},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.28450000286102295},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.27709999680519104},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26989999413490295},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.2669999897480011},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.2556000053882599},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.25529998540878296},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.25529998540878296},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.2551000118255615},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.2540999948978424},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.25099998712539673},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.250900000333786}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.04109","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.04109","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.04109","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.04109","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.43818068504333496,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"On-edge":[0],"machine":[1],"learning":[2],"(ML)":[3],"often":[4],"strives":[5],"to":[6,21,44,107,127,151],"maximize":[7],"the":[8,15,39,52,70,83,99,120,142],"intelligence":[9],"of":[10,87,102,123,165],"small":[11],"models":[12],"while":[13,37],"miniaturizing":[14],"circuit":[16],"size":[17,122],"and":[18,57,78,85,110,129,133],"power":[19],"needed":[20],"perform":[22],"inference.":[23],"Meeting":[24],"these":[25,50],"needs,":[26],"differentiable":[27],"Logic":[28],"Gate":[29,93],"Networks":[30],"(LGN)":[31],"have":[32],"demonstrated":[33],"nanosecond-scale":[34],"prediction":[35],"speeds":[36],"reducing":[38],"required":[40],"resources":[41],"as":[42,116],"compares":[43],"traditional":[45],"binary":[46],"neural":[47],"networks.":[48],"Despite":[49],"benefits,":[51],"trade-offs":[53],"between":[54,72],"LGN":[55,104,157],"parameters":[56],"resulting":[58],"hardware":[59],"synthesis":[60],"characteristics":[61],"are":[62,149],"not":[63],"well":[64],"characterized.":[65],"This":[66],"paper":[67],"therefore":[68],"studies":[69],"tradeoffs":[71,148],"power,":[73],"resource":[74,111],"utilization,":[75],"inference":[76],"speed,":[77],"model":[79],"accuracy":[80],"when":[81,141],"varying":[82],"depth":[84],"width":[86],"LGNs":[88,135],"synthesized":[89,138],"for":[90,139,159],"Field":[91],"Programmable":[92],"Arrays":[94],"(FPGA).":[95],"Results":[96],"reveal":[97],"that":[98],"final":[100,143],"layer":[101,118,144],"an":[103],"is":[105,145],"critical":[106],"minimize":[108],"timing":[109,128],"usage":[112],"(i.e.":[113],"28\\%":[114],"decrease),":[115],"this":[117],"dictates":[119],"logic":[121],"summing":[124],"operations.":[125],"Subject":[126],"routing":[130],"constraints,":[131],"deeper":[132],"wider":[134],"can":[136],"be":[137],"FPGA":[140],"narrow.":[146],"Further":[147],"presented":[150],"help":[152],"ML":[153],"engineers":[154],"select":[155],"baseline":[156],"architectures":[158],"FPGAs":[160],"with":[161],"a":[162],"set":[163],"number":[164],"Look":[166],"Up":[167],"Tables":[168],"(LUT).":[169]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-05-08T00:00:00"}