{"id":"https://openalex.org/W7160316155","doi":"https://doi.org/10.48550/arxiv.2605.01836","title":"PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation","display_name":"PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation","publication_year":2026,"publication_date":"2026-05-03","ids":{"openalex":"https://openalex.org/W7160316155","doi":"https://doi.org/10.48550/arxiv.2605.01836"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.01836","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.01836","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.01836","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5135378998","display_name":"Shuo Yin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yin, Shuo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135363011","display_name":"Fangzhou Liu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liu, Fangzhou","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092876716","display_name":"Lancheng Zou","orcid":"https://orcid.org/0009-0004-6820-7064"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zou, Lancheng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135287151","display_name":"Rongliang Fu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fu, Rongliang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013503446","display_name":"Wenqian Zhao","orcid":"https://orcid.org/0000-0001-9501-9254"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhao, Wenqian","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103176646","display_name":"Chen Bai","orcid":"https://orcid.org/0000-0002-5476-6859"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bai, Chen","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135300117","display_name":"Tsung-Yi Ho","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ho, Tsung-Yi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5135287075","display_name":"Yuan Xie","orcid":"https://orcid.org/0009-0002-4554-4960"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xie, Yuan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5135321663","display_name":"Bei Yu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yu, Bei","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8619999885559082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8619999885559082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0940999984741211,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.010099999606609344,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8054999709129333},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7382000088691711},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.6958000063896179},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6482999920845032},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6057999730110168},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.44350001215934753},{"id":"https://openalex.org/keywords/downstream","display_name":"Downstream (manufacturing)","score":0.41119998693466187},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.3490999937057495},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.3384999930858612}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8054999709129333},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7382000088691711},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7240999937057495},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.6958000063896179},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6482999920845032},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6057999730110168},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4499000012874603},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.44350001215934753},{"id":"https://openalex.org/C2776207758","wikidata":"https://www.wikidata.org/wiki/Q5303302","display_name":"Downstream (manufacturing)","level":2,"score":0.41119998693466187},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35740000009536743},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.3490999937057495},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.3384999930858612},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.3384000062942505},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.3124000132083893},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.3068999946117401},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3025999963283539},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.3005000054836273},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.29649999737739563},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.289900004863739},{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.289900004863739},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.28760001063346863},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.28060001134872437},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.2797999978065491},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.27970001101493835},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2775999903678894},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2624000012874603},{"id":"https://openalex.org/C2779019381","wikidata":"https://www.wikidata.org/wiki/Q3499564","display_name":"Relocation","level":2,"score":0.2605000138282776}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.01836","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.01836","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.01836","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.01836","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Modern":[0],"hardware":[1,42,99],"compilers":[2],"increasingly":[3],"rely":[4],"on":[5,140,156],"rich":[6],"intermediate":[7],"representations":[8],"(IRs)":[9],"to":[10,26,56,120,200],"preserve":[11],"optimization-relevant":[12],"semantics":[13],"before":[14],"generating":[15],"RTL":[16,33],"code.":[17],"However,":[18],"one":[19],"important":[20],"optimization":[21,96,184],"is":[22],"still":[23],"largely":[24],"deferred":[25],"backend":[27,48,146,176],"tools:":[28],"pipeline":[29,87,95,183],"optimization.":[30,88],"In":[31],"common":[32],"flows,":[34],"registers":[35],"are":[36],"inserted":[37],"by":[38,47,72,194],"frontend":[39],"heuristics":[40],"or":[41,80],"designers":[43],"and":[44,125,162,203],"later":[45,201],"adjusted":[46],"retiming":[49],"after":[50],"the":[51,67,73,106,113,165,196,204],"design":[52],"has":[53,76],"been":[54,78],"lowered":[55],"a":[57,116,131,144,171],"much":[58,65],"lower-level":[59],"netlist":[60],"representation.":[61],"At":[62],"that":[63,150,181],"point,":[64],"of":[66,108],"operator-level":[68],"structure":[69,198],"originally":[70],"exposed":[71],"compiler":[74,188],"IR":[75],"already":[77],"weakened":[79],"lost,":[81],"limiting":[82],"opportunities":[83],"for":[84,98,175],"global,":[85],"compiler-level":[86],"This":[89],"paper":[90],"presents":[91],"PipeRTL,":[92],"an":[93,186],"IR-level":[94],"framework":[97],"compilers,":[100],"instantiated":[101],"in":[102,112],"CIRCT.":[103],"PipeRTL":[104,151],"makes":[105],"legality":[107],"register":[109,128],"relocation":[110,129],"explicit":[111,187],"IR,":[114],"uses":[115],"learned":[117],"timing":[118,137],"predictor":[119],"approximate":[121],"downstream":[122,153,206],"delay":[123],"behavior,":[124],"formulates":[126],"timing-aware":[127],"as":[130,185],"global":[132],"min-cost":[133],"flow":[134,148],"problem":[135],"under":[136,143],"constraints.":[138],"Evaluation":[139],"open-source":[141],"designs":[142],"commercial":[145],"synthesis":[147],"shows":[149],"improves":[152],"implementation":[154,207],"quality":[155],"average,":[157],"reducing":[158],"critical-path":[159],"delay,":[160],"power,":[161],"area":[163],"across":[164],"evaluated":[166],"benchmarks,":[167],"while":[168],"also":[169],"providing":[170],"stronger":[172],"starting":[173],"point":[174],"retiming.":[177],"These":[178],"results":[179],"indicate":[180],"exposing":[182],"pass":[189],"can":[190],"deliver":[191],"backend-meaningful":[192],"gains":[193],"improving":[195],"sequential":[197],"presented":[199],"stages":[202],"resulting":[205],"quality.":[208]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-05-06T00:00:00"}