{"id":"https://openalex.org/W7160212055","doi":"https://doi.org/10.48550/arxiv.2605.00320","title":"VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices","display_name":"VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices","publication_year":2026,"publication_date":"2026-05-01","ids":{"openalex":"https://openalex.org/W7160212055","doi":"https://doi.org/10.48550/arxiv.2605.00320"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2605.00320","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.00320","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2605.00320","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034903448","display_name":"Zi-Wei Lin","orcid":"https://orcid.org/0000-0001-7286-2054"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lin, Zi-Wei","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5067793643","display_name":"Tian\u2010Sheuan Chang","orcid":"https://orcid.org/0000-0002-0561-8745"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chang, Tian-Sheuan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.14959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.14959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.10729999840259552,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.08219999819993973,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7441999912261963},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6126999855041504},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5112000107765198},{"id":"https://openalex.org/keywords/edge-device","display_name":"Edge device","score":0.5013999938964844},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4948999881744385},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4072999954223633},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.40610000491142273},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.4000000059604645}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7441999912261963},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7224000096321106},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6126999855041504},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5112000107765198},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.5013999938964844},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4948999881744385},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4072999954223633},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.40610000491142273},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.4000000059604645},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39239999651908875},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3797999918460846},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3598000109195709},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.33709999918937683},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3303000032901764},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.3264000117778778},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.30489999055862427},{"id":"https://openalex.org/C157170001","wikidata":"https://www.wikidata.org/wiki/Q4781507","display_name":"Applications of artificial intelligence","level":2,"score":0.298799991607666},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2921999990940094},{"id":"https://openalex.org/C137293760","wikidata":"https://www.wikidata.org/wiki/Q3621696","display_name":"Language model","level":2,"score":0.2921000123023987},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.2913999855518341},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2825999855995178},{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.2759000062942505},{"id":"https://openalex.org/C2778456923","wikidata":"https://www.wikidata.org/wiki/Q5337692","display_name":"Edge computing","level":3,"score":0.2669999897480011},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25929999351501465},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.257099986076355},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.2538999915122986}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2605.00320","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.00320","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2605.00320","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2605.00320","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"We":[0],"present":[1],"VitaLLM,":[2],"a":[3,26,35,40,60,65,158],"mixed":[4],"precision":[5],"accelerator":[6],"that":[7,38],"enables":[8],"ternary":[9],"weight":[10],"large":[11],"language":[12],"models":[13],"to":[14,69,84,97],"run":[15],"efficiently":[16],"on":[17,153],"edge":[18],"devices.":[19],"The":[20],"design":[21],"combines":[22],"two":[23],"compute":[24],"cores,":[25],"multiplier":[27],"free":[28],"TINT":[29],"core":[30,37],"for":[31,44,77,161],"ternary-INT":[32],"projections":[33],"and":[34,48,92,101,122,131,140,156],"BoothFlex":[36],"reuses":[39],"radix-4":[41],"Booth":[42],"datapath":[43],"both":[45],"INT8$\\times$INT8":[46],"attention":[47,57,83],"ternary-INT-sustaining":[49],"utilization":[50,142],"without":[51],"duplicating":[52],"arrays.":[53],"A":[54,108],"predictive":[55],"sparse":[56],"mechanism":[58],"employs":[59],"leading-one":[61],"(LO)":[62],"surrogate":[63],"with":[64,105],"comparison-free":[66],"top-$K$":[67],"selector":[68],"prune":[70],"key/value":[71],"(KV)":[72],"fetches":[73],"by":[74],"roughly":[75],"$1-K/M$":[76],"$M$":[78],"cached":[79],"tokens,":[80],"confining":[81],"exact":[82],"$K$":[85],"candidates.":[86],"System-level":[87],"integration":[88],"uses":[89],"head-level":[90],"pipelining":[91],"an":[93],"absmax-based":[94],"quantization":[95],"barrier":[96],"standardize":[98],"cross-core":[99],"interfaces":[100],"overlap":[102],"nonlinear":[103],"reductions":[104],"linear":[106],"tiles.":[107],"16":[109],"nm":[110],"silicon":[111],"prototype":[112],"at":[113],"1":[114],"GHz/0.8":[115],"V":[116],"achieves":[117],"72.46":[118],"tokens/s":[119],"in":[120,143],"decode":[121],"0.88":[123],"s":[124],"prefill":[125],"(64":[126],"tokens)":[127],"within":[128],"0.214":[129],"mm^2":[130],"120":[132],"KB":[133],"on-chip":[134],"memory,":[135],"while":[136],"reducing":[137],"KV":[138],"traffic":[139],"improving":[141],"ablations.":[144],"These":[145],"results":[146],"demonstrate":[147],"practical":[148],"BitNet":[149],"b1.58":[150],"(3B)":[151],"inference":[152],"edge-class":[154],"platforms":[155],"provide":[157],"compact":[159],"blueprint":[160],"future":[162],"mixed-precision":[163],"LLM":[164],"accelerators.":[165]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-05-05T00:00:00"}