{"id":"https://openalex.org/W7159636075","doi":"https://doi.org/10.48550/arxiv.2604.27396","title":"VitaLLM: A Versatile, Ultra-Compact Ternary LLM Accelerator with Dependency-Aware Scheduling","display_name":"VitaLLM: A Versatile, Ultra-Compact Ternary LLM Accelerator with Dependency-Aware Scheduling","publication_year":2026,"publication_date":"2026-04-30","ids":{"openalex":"https://openalex.org/W7159636075","doi":"https://doi.org/10.48550/arxiv.2604.27396"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.27396","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27396","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.27396","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034903448","display_name":"Zi-Wei Lin","orcid":"https://orcid.org/0000-0001-7286-2054"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lin, Zi-Wei","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5067793643","display_name":"Tian\u2010Sheuan Chang","orcid":"https://orcid.org/0000-0002-0561-8745"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chang, Tian-Sheuan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.36340001225471497,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.36340001225471497,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14347","display_name":"Big Data and Digital Economy","score":0.1809999942779541,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.10109999775886536,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/edge-device","display_name":"Edge device","score":0.5698999762535095},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5145999789237976},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.4867999851703644},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.44909998774528503},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4268999993801117},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.42080000042915344},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.41920000314712524},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.40700000524520874}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8116999864578247},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.5698999762535095},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5145999789237976},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.4867999851703644},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.44909998774528503},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4268999993801117},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.42080000042915344},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.41920000314712524},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.40700000524520874},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.37439998984336853},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.37400001287460327},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.36329999566078186},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.35589998960494995},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3497999906539917},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31790000200271606},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.3133000135421753},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31040000915527344},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.30889999866485596},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.2978000044822693},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.28790000081062317},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.28290000557899475},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.27399998903274536},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.26190000772476196},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.2565000057220459},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.25459998846054077},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.25209999084472656}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.27396","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27396","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.27396","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27396","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Deploying":[0],"Large":[1],"Language":[2],"Models":[3],"(LLMs)":[4],"on":[5,31],"resource-constrained":[6],"edge":[7],"devices":[8],"faces":[9],"critical":[10],"bottlenecks":[11],"in":[12,124],"memory":[13],"bandwidth":[14],"and":[15,41,91,111,143],"power":[16,145],"consumption.":[17],"While":[18],"ternary":[19,59,75],"quantization":[20],"(e.g.,":[21],"BitNet":[22],"b1.58)":[23],"significantly":[24,162],"reduces":[25],"model":[26],"size,":[27],"its":[28],"direct":[29],"deployment":[30],"general-purpose":[32],"hardware":[33],"is":[34],"hindered":[35],"by":[36],"workload":[37],"imbalance,":[38],"bandwidth-bound":[39,92],"decoding,":[40],"strict":[42],"data":[43],"dependencies.":[44],"To":[45],"address":[46],"these":[47],"challenges,":[48],"we":[49,96,167],"propose":[50],"\\textbf{VitaLLM},":[51],"a":[52,64,78,98,112,130,144,153],"hardware-software":[53],"co-designed":[54],"accelerator":[55],"tailored":[56],"for":[57,73,81,179],"efficient":[58],"LLM":[60],"inference.":[61,181],"We":[62],"introduce":[63],"heterogeneous":[65],"\\textbf{Dual-Core":[66],"Compute":[67],"Strategy}":[68],"that":[69],"synergizes":[70],"specialized":[71],"TINT-Cores":[72],"massive":[74],"projections":[76],"with":[77],"unified":[79],"BoothFlex-Core":[80],"mixed-precision":[82],"attention,":[83],"ensuring":[84],"high":[85],"utilization":[86],"across":[87],"both":[88],"compute-bound":[89],"prefill":[90],"decode":[93],"stages.":[94],"Furthermore,":[95],"develop":[97],"\\textbf{Leading":[99],"One":[100],"Prediction":[101],"(LOP)}":[102],"mechanism":[103],"to":[104,116,174],"prune":[105],"redundant":[106],"Key-Value":[107],"(KV)":[108],"cache":[109],"fetches":[110],"\\textbf{Dependency-Aware":[113],"Scheduling}":[114],"framework":[115],"hide":[117],"the":[118,176],"latency":[119],"of":[120,133,140,147,156,159],"nonlinear":[121],"operations.":[122],"Implemented":[123],"TSMC":[125],"16nm":[126],"technology,":[127],"VitaLLM":[128],"achieves":[129],"decoding":[131],"throughput":[132],"70.70":[134],"tokens/s":[135],"within":[136],"an":[137,169],"ultra-compact":[138],"area":[139],"0.223":[141],"mm$^2$":[142],"consumption":[146],"65.97":[148],"mW.":[149],"The":[150],"design":[151,172],"delivers":[152],"superior":[154],"Figure":[155],"Merit":[157],"(FOM)":[158],"17.4":[160],"TOPS/mm$^2$/W,":[161],"outperforming":[163],"state-of-the-art":[164],"accelerators.":[165],"Finally,":[166],"explore":[168],"extended":[170],"bit-serial":[171],"(BoothFlex-BS)":[173],"demonstrate":[175],"architecture's":[177],"adaptability":[178],"precision-agile":[180]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-05-02T00:00:00"}