{"id":"https://openalex.org/W7159598005","doi":"https://doi.org/10.48550/arxiv.2604.27384","title":"RCW-CIM: A Digital CIM-based LLM Accelerator with Read-Compute/Write","display_name":"RCW-CIM: A Digital CIM-based LLM Accelerator with Read-Compute/Write","publication_year":2026,"publication_date":"2026-04-30","ids":{"openalex":"https://openalex.org/W7159598005","doi":"https://doi.org/10.48550/arxiv.2604.27384"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.27384","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27384","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.27384","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102699213","display_name":"Yan-Cheng Guo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guo, Yan-Cheng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067793643","display_name":"Tian\u2010Sheuan Chang","orcid":"https://orcid.org/0000-0002-0561-8745"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chang, Tian-Sheuan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5028204530","display_name":"Jian-Wei Su","orcid":"https://orcid.org/0000-0002-2795-2584"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Su, Jian-Wei","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3598000109195709,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3598000109195709,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.2012999951839447,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.07909999787807465,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7290999889373779},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6693999767303467},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46810001134872437},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.44679999351501465},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4056999981403351},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.3962000012397766},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.351500004529953},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.34850001335144043}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7290999889373779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6771000027656555},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6693999767303467},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46810001134872437},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.44679999351501465},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4339999854564667},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4056999981403351},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.3962000012397766},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35760000348091125},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.351500004529953},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.34850001335144043},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.2937000095844269},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.29330000281333923},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.27810001373291016},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.2777000069618225},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.27720001339912415},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.26919999718666077},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2605000138282776},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.2597000002861023},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.25929999351501465}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.27384","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27384","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.27384","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27384","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Digital":[0],"computing-in-memory":[1],"(DCIM)":[2],"has":[3],"emerged":[4],"as":[5,44],"a":[6,51,63,75,105,117],"promising":[7],"solution":[8],"for":[9,29,189],"large":[10],"language":[11],"model":[12,193],"(LLM)":[13],"acceleration":[14],"by":[15,91,138],"minimizing":[16],"data":[17],"transfers":[18],"between":[19],"external":[20,130],"DRAM":[21,131],"and":[22,113,119,133,140,164,175,183],"on-chip":[23],"accelerators":[24],"while":[25],"maintaining":[26],"high":[27],"precision":[28],"superior":[30],"accuracy.":[31],"However,":[32],"existing":[33],"CIM":[34,53,135],"architectures":[35],"often":[36],"overlook":[37],"weight":[38,70,136],"update":[39,71],"latency,":[40,72],"which":[41],"becomes":[42],"critical":[43],"LLM":[45],"weights":[46],"are":[47],"far":[48],"larger":[49],"than":[50],"single":[52],"macro":[54],"capacity.":[55],"To":[56],"address":[57],"this":[58,60],"issue,":[59],"paper":[61],"proposes":[62],"read-compute/write":[64],"(RCW)":[65],"architecture":[66],"that":[67,79],"effectively":[68],"minimizes":[69],"along":[73],"with":[74,194],"nonlinear":[76,100],"operator":[77,101],"fusion":[78,102],"further":[80],"mitigates":[81],"dependencyinduced":[82],"latency.":[83],"The":[84],"proposed":[85,170],"RCW":[86],"reduces":[87],"decoding":[88],"computing":[89],"latency":[90,107,155,182],"21.59%":[92],"on":[93],"the":[94,99,144,169,190],"Llama2-7B":[95],"model.":[96],"In":[97],"addition,":[98],"mechanism":[103],"achieves":[104,172],"69.17%":[106],"reduction":[108],"through":[109],"efficient":[110],"partial":[111],"accumulation":[112],"group-based":[114],"approximation.":[115],"Furthermore,":[116],"weight-stationary":[118],"output":[120],"column":[121],"stationary":[122],"(WS-OCS)":[123],"dataflow":[124],"is":[125],"introduced":[126],"to":[127,151],"reduce":[128],"both":[129],"access":[132],"internal":[134],"updates":[137],"51.6%":[139],"87.6%":[141],"respectively":[142],"during":[143],"prefill":[145,181],"phase":[146],"of":[147],"1024":[148],"tokens,":[149],"leading":[150],"an":[152],"overall":[153],"49.76%":[154],"reduction.":[156],"Fabricated":[157],"using":[158],"TSMC":[159],"22":[160],"nm":[161],"CMOS":[162],"technology":[163],"operating":[165],"at":[166],"100":[167],"MHz,":[168],"RCW-CIM":[171],"3.28":[173],"TOPS":[174],"42.3":[176],"TOPS/W,":[177],"enabling":[178],"4.2":[179],"ms":[180],"26.87":[184],"decoded":[185],"tokens":[186],"per":[187],"second":[188],"INT4-weight":[191],"Llama2":[192],"dual":[195],"DDR5-6400":[196],"memory.":[197]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-05-02T00:00:00"}