{"id":"https://openalex.org/W7159656114","doi":"https://doi.org/10.48550/arxiv.2604.27013","title":"Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL","display_name":"Verification and Validation (V&V)-in-the-Loop for RISC-V Design: The Holistic Vision of BZL","publication_year":2026,"publication_date":"2026-04-29","ids":{"openalex":"https://openalex.org/W7159656114","doi":"https://doi.org/10.48550/arxiv.2604.27013"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.27013","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27013","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.27013","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110854019","display_name":"Sajjad Ahmed","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ahmed, Sajjad","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073407956","display_name":"Alexander Kropotov","orcid":"https://orcid.org/0009-0003-7044-6868"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kropotov, Alexander","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134943201","display_name":"Roberto Ignacio Genovese","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Genovese, Roberto Ignacio","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119925073","display_name":"Bernat Homs","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Homs, Bernat","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134948378","display_name":"Eloi Merino","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Merino, Eloi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016145486","display_name":"F. Urbani","orcid":"https://orcid.org/0000-0001-9437-0237"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Urbani, Francesco","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082695312","display_name":"Henrique Yano","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yano, Henrique","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134933305","display_name":"Ivan Diaz","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D\u00edaz, Iv\u00e1n","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134984716","display_name":"Joan Gracia Fernandez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fernandez, Joan Gracia","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063236248","display_name":"Matteo Toselli","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Toselli, Matteo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134940571","display_name":"Muhammad Imran","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Imran, Muhammad","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134971475","display_name":"Muhammad Abu Bakar Umar Haider Iqbal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Iqbal, Muhammad Abu Bakar Umar Haider","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134960375","display_name":"Nadeem Yaseen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yaseen, Nadeem","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092527673","display_name":"Quswar Abid","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Abid, Quswar","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134970077","display_name":"Shaista Cheema","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cheema, Shaista","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134969761","display_name":"Samuel Sanchez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sanchez, Samuel","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134935447","display_name":"Daniel Garcia","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Garcia, Daniel","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102937796","display_name":"Joan Cabr\u00e9","orcid":"https://orcid.org/0000-0003-1704-9364"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cabr\u00e9, Joan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078991444","display_name":"Mostafa Elyasi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Elyasi, Mostafa","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134954212","display_name":"Fernando Ayats","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ayats, Fernando","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134940681","display_name":"Miquel Moreto","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Moreto, Miquel","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082644289","display_name":"Teresa Cervero","orcid":"https://orcid.org/0000-0001-7535-4821"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cervero, Teresa","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018432551","display_name":"Oscar Palomar","orcid":"https://orcid.org/0000-0001-6729-4187"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Palomar, Oscar","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5026986531","display_name":"Behzad Salami","orcid":"https://orcid.org/0000-0003-4043-5044"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Salami, Behzad","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":24,"corresponding_author_ids":["https://openalex.org/A5110854019"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6057000160217285,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6057000160217285,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.2957000136375427,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.016100000590085983,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7397000193595886},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6309000253677368},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5188000202178955},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4528999924659729},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4528999924659729},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.4350999891757965},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.3919000029563904},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3716000020503998},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.3666999936103821}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7397000193595886},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6991999745368958},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6309000253677368},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5220000147819519},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5188000202178955},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4528999924659729},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4528999924659729},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.4350999891757965},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.42160001397132874},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39500001072883606},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.3919000029563904},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3716000020503998},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.3666999936103821},{"id":"https://openalex.org/C22607594","wikidata":"https://www.wikidata.org/wiki/Q5375150","display_name":"Enabling","level":2,"score":0.35030001401901245},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.33899998664855957},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.3359000086784363},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3345000147819519},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.33320000767707825},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3271999955177307},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.32089999318122864},{"id":"https://openalex.org/C48002344","wikidata":"https://www.wikidata.org/wiki/Q2919644","display_name":"Verification and validation","level":2,"score":0.31290000677108765},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.30869999527931213},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.2904999852180481},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.28049999475479126},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.27709999680519104},{"id":"https://openalex.org/C52913732","wikidata":"https://www.wikidata.org/wiki/Q857102","display_name":"Software design","level":4,"score":0.27149999141693115},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.2646999955177307},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.2526000142097473}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.27013","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27013","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.27013","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27013","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6517917513847351}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0],"Barcelona":[1],"Zetascale":[2],"Lab":[3],"(BZL)":[4],"project":[5,111],"aims":[6],"to":[7,60],"strengthening":[8],"Europe's":[9],"capacity":[10],"in":[11,159],"the":[12,109,125,137],"design":[13],"and":[14,31,77,87,101,105,119,132,141,149,164,166],"manufacture":[15],"of":[16,46,115,145],"RISC-V":[17,38,146],"based":[18],"high-performance":[19],"computing":[20],"chips.":[21],"In":[22],"this":[23],"context,":[24],"we":[25],"present":[26],"a":[27,56,79,130,153],"holistic":[28],"pre-silicon":[29,73,138],"verification":[30,58],"validation":[32,68,144],"(V&V)":[33],"methodology":[34],"targeting":[35],"highly":[36],"robust":[37,131],"chip":[39,147],"designs.":[40],"This":[41],"paper":[42],"provides":[43],"an":[44,66,97],"overview":[45],"BZL's":[47,126],"V&V":[48,99,127],"approach,":[49],"which":[50],"integrates":[51],"three":[52],"complementary":[53],"platforms:":[54],"(1)":[55],"UVM-based":[57],"environment":[59],"thoroughly":[61],"validate":[62],"RTL":[63,75],"functionality;":[64],"(2)":[65],"FPGA-based":[67],"platform":[69],"that":[70,82,124],"enables":[71,112],"system-level":[72],"hardware-software":[74],"validation;":[76],"(3)":[78],"CI/CD":[80],"flow":[81,128],"continuously":[83],"automates":[84],"build,":[85],"deployment,":[86],"tests":[88],"across":[89],"these":[90,94],"domains.":[91],"By":[92],"embedding":[93],"platforms":[95],"into":[96],"industrial-grade":[98],"loop":[100],"exploiting":[102],"large-scale":[103],"CPU":[104],"FPGA":[106],"hardware":[107,117],"infrastructures,":[108],"BZL":[110],"continuous":[113],"evolution":[114],"reliable":[116],"development":[118],"software":[120],"integration.":[121],"We":[122],"believe":[123],"represents":[129],"scalable":[133],"foundation":[134],"for":[135,156],"ensuring":[136],"functional":[139],"correctness":[140],"system":[142],"level":[143],"designs,":[148],"can":[150],"serve":[151],"as":[152,162],"key":[154],"enabler":[155],"strategic":[157],"initiatives":[158],"Europe,":[160],"such":[161],"EPI":[163],"DARE,":[165],"beyond.":[167]},"counts_by_year":[],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2026-05-02T00:00:00"}