{"id":"https://openalex.org/W7159592137","doi":"https://doi.org/10.48550/arxiv.2604.27012","title":"EMiX: Emulating Beyond Single-FPGA Limits","display_name":"EMiX: Emulating Beyond Single-FPGA Limits","publication_year":2026,"publication_date":"2026-04-29","ids":{"openalex":"https://openalex.org/W7159592137","doi":"https://doi.org/10.48550/arxiv.2604.27012"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.27012","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27012","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.27012","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073407956","display_name":"Alexander Kropotov","orcid":"https://orcid.org/0009-0003-7044-6868"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Kropotov, Alexander","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134940681","display_name":"Miquel Moreto","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Moreto, Miquel","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5026986531","display_name":"Behzad Salami","orcid":"https://orcid.org/0000-0003-4043-5044"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Salami, Behzad","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073407956"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8772000074386597,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8772000074386597,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.023900000378489494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.01360000018030405,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.9007999897003174},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7700999975204468},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6662999987602234},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.6240000128746033},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.6168000102043152},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5953999757766724},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.47519999742507935},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.35190001130104065}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.9007999897003174},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7700999975204468},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.71670001745224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6877999901771545},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6662999987602234},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.6240000128746033},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.6168000102043152},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5953999757766724},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5853000283241272},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.47519999742507935},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4047999978065491},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.35190001130104065},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.35190001130104065},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.335099995136261},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.31769999861717224},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.3140000104904175},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.3107999861240387},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.29409998655319214},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.2849999964237213},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2824000120162964},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.2766000032424927},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.27549999952316284},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.27549999952316284},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2750999927520752},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.2540000081062317}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.27012","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27012","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.27012","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.27012","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"FPGA-level":[0],"emulation":[1,46],"is":[2],"a":[3,23,39,58,90],"key":[4],"step":[5],"in":[6],"pre-silicon":[7],"chip":[8],"design":[9,61],"validation.":[10],"However,":[11],"emulating":[12],"large-scale":[13],"multi-core":[14,48,60],"systems":[15],"increasingly":[16],"exceed":[17],"the":[18,27],"hardware":[19],"resource":[20,53],"capacity":[21],"of":[22,29,47],"single":[24],"FPGA,":[25],"limiting":[26],"feasibility":[28],"full-system":[30,107],"emulation.":[31],"To":[32],"address":[33],"this":[34],"challenge,":[35],"we":[36],"introduce":[37],"EMiX,":[38],"scalable":[40],"multi-FPGA":[41],"framework":[42],"that":[43],"enables":[44],"distributed":[45],"RISC-V":[49],"architectures":[50],"beyond":[51],"single-FPGA":[52],"limits.":[54],"EMiX":[55,88,112],"systematically":[56],"partitions":[57],"monolithic":[59],"into":[62],"multiple":[63,69],"components":[64],"and":[65,79,102],"deploys":[66],"them":[67],"across":[68,93],"interconnected":[70,95],"FPGAs,":[71],"effectively":[72],"exploiting":[73],"inter-FPGA":[74],"interconnects":[75],"to":[76],"balance":[77],"scalability":[78],"performance":[80],"without":[81],"requiring":[82],"fundamental":[83],"RTL":[84],"redesign.":[85],"We":[86],"prototype":[87],"with":[89],"64-core":[91],"architecture":[92],"eight":[94],"Alveo":[96],"U55c":[97],"FPGAs":[98],"(scalable":[99],"on":[100],"core":[101],"FPGA":[103],"counts),":[104],"successfully":[105],"demonstrating":[106],"execution":[108],"including":[109],"Linux":[110],"boot.":[111],"will":[113],"be":[114],"released":[115],"as":[116],"an":[117],"open-source":[118],"platform.":[119]},"counts_by_year":[],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2026-05-02T00:00:00"}