{"id":"https://openalex.org/W7159080302","doi":"https://doi.org/10.48550/arxiv.2604.26557","title":"DUAL-BLADE: Dual-Path NVMe-Direct KV-Cache Offloading for Edge LLM Inference","display_name":"DUAL-BLADE: Dual-Path NVMe-Direct KV-Cache Offloading for Edge LLM Inference","publication_year":2026,"publication_date":"2026-04-29","ids":{"openalex":"https://openalex.org/W7159080302","doi":"https://doi.org/10.48550/arxiv.2604.26557"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.26557","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.26557","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.26557","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002991412","display_name":"Bodon Jeong","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jeong, Bodon","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134876097","display_name":"Hongsu Byun","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Byun, Hongsu","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134880168","display_name":"Youngjae Kim","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kim, Youngjae","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134924318","display_name":"Weikuan Yu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yu, Weikuan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051456997","display_name":"KyungKeun Lee","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lee, Kyungkeun","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134906732","display_name":"Jihoon Yang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yang, Jihoon","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5134898391","display_name":"Sungyong Park","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Park, Sungyong","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.2069000005722046,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.2069000005722046,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14347","display_name":"Big Data and Digital Economy","score":0.16830000281333923,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.16459999978542328,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.5509999990463257},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.534600019454956},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5213000178337097},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.5016999840736389},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4830000102519989},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4514999985694885},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.44929999113082886},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4480000138282776},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.41449999809265137}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8661999702453613},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.5509999990463257},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.534600019454956},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5213000178337097},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.5016999840736389},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4830000102519989},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4514999985694885},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.44929999113082886},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4480000138282776},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4350000023841858},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4162999987602234},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.41449999809265137},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.39640000462532043},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.39579999446868896},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.3822000026702881},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3619000017642975},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.35109999775886536},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34139999747276306},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.3192000091075897},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.31790000200271606},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.289900004863739},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.2892000079154968},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.28760001063346863},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.27239999175071716},{"id":"https://openalex.org/C28180684","wikidata":"https://www.wikidata.org/wiki/Q4080983","display_name":"Memory safety","level":3,"score":0.27000001072883606},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2678999900817871},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.26589998602867126},{"id":"https://openalex.org/C4069607","wikidata":"https://www.wikidata.org/wiki/Q868732","display_name":"Aliasing","level":3,"score":0.26339998841285706},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.26339998841285706},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.2630999982357025},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.25760000944137573}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.26557","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.26557","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.26557","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.26557","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4158858060836792,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,90],"increasing":[1],"deployment":[2],"of":[3],"Large":[4],"Language":[5],"Model":[6],"(LLM)":[7],"inference":[8,126],"on":[9,45,86],"edge":[10],"AI":[11],"systems":[12],"demands":[13],"efficient":[14],"execution":[15],"under":[16,60],"tight":[17],"memory":[18,61,88,157],"budgets.":[19,158],"A":[20],"key":[21],"challenge":[22],"arises":[23],"from":[24],"Key-Value":[25],"(KV)":[26],"caches,":[27],"which":[28],"often":[29],"exceed":[30],"available":[31],"device":[32],"memory.":[33],"Although":[34],"NVMe-based":[35],"offloading":[36],"offers":[37],"scalable":[38],"capacity,":[39],"existing":[40],"file-based":[41],"designs":[42],"rely":[43],"heavily":[44],"the":[46,94],"kernel":[47],"page":[48],"cache,":[49],"leading":[50],"to":[51,76,100,118,144],"cache":[52],"thrashing,":[53],"unpredictable":[54],"latency,":[55],"and":[56,139,146],"high":[57],"software":[58],"overhead":[59],"pressure.":[62],"We":[63],"present":[64],"DUAL-BLADE,":[65],"a":[66,78],"dual-path":[67],"KV":[68,74,98],"residency":[69],"framework":[70],"that":[71,131],"dynamically":[72],"assigns":[73],"tensors":[75,99],"either":[77],"page-cache":[79],"path":[80,84,92],"or":[81],"an":[82],"NVMe-direct":[83,91],"based":[85],"runtime":[87],"availability.":[89],"bypasses":[93],"filesystem":[95],"by":[96,142,153],"mapping":[97],"contiguous":[101],"logical":[102],"block":[103],"address":[104],"(LBA)":[105],"regions,":[106],"enabling":[107],"low-overhead":[108],"direct":[109],"storage":[110,120],"access.":[111],"DUAL-BLADE":[112,132],"further":[113],"incorporates":[114],"adaptive":[115],"pipeline":[116],"parallelism":[117],"overlap":[119],"I/O":[121,135],"with":[122],"GPU":[123],"DMA,":[124],"improving":[125,150],"throughput.":[127],"Our":[128],"evaluation":[129],"shows":[130],"substantially":[133],"mitigates":[134],"bottlenecks,":[136],"reducing":[137],"prefill":[138],"decode":[140],"latency":[141],"up":[143],"33.1%":[145],"42.4%,":[147],"respectively,":[148],"while":[149],"SSD":[151],"utilization":[152],"2.2x":[154],"across":[155],"diverse":[156]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-05-01T00:00:00"}