{"id":"https://openalex.org/W7155807595","doi":"https://doi.org/10.48550/arxiv.2604.22179","title":"Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs","display_name":"Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs","publication_year":2026,"publication_date":"2026-04-24","ids":{"openalex":"https://openalex.org/W7155807595","doi":"https://doi.org/10.48550/arxiv.2604.22179"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.22179","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.22179","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.22179","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073490171","display_name":"Jiwoon Lee","orcid":"https://orcid.org/0000-0001-5952-4130"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lee, Jiwoon","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134719723","display_name":"Souvik Chakraborty","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chakraborty, Souvik","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063457131","display_name":"Syed Bahauddin Alam","orcid":"https://orcid.org/0000-0001-5506-6953"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alam, Syed Bahauddin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5134742120","display_name":"Cheolsoo Park","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Park, Cheolsoo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.002400000113993883,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6690000295639038},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.656499981880188},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.6330000162124634},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.5697000026702881},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.5371999740600586},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.5336999893188477},{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.5135999917984009},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4731000065803528}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7807999849319458},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6690000295639038},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.656499981880188},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.6330000162124634},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.5697000026702881},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5692999958992004},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.5371999740600586},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.5336999893188477},{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.5135999917984009},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4731000065803528},{"id":"https://openalex.org/C2777697265","wikidata":"https://www.wikidata.org/wiki/Q4321","display_name":"Motherboard","level":2,"score":0.4226999878883362},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41850000619888306},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40700000524520874},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3490000069141388},{"id":"https://openalex.org/C93518851","wikidata":"https://www.wikidata.org/wiki/Q180160","display_name":"Metadata","level":2,"score":0.3280999958515167},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.32019999623298645},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.3061000108718872},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.30570000410079956},{"id":"https://openalex.org/C76518257","wikidata":"https://www.wikidata.org/wiki/Q271680","display_name":"Software framework","level":5,"score":0.28870001435279846},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.28439998626708984},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.2743000090122223},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.2734000086784363},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.26190000772476196},{"id":"https://openalex.org/C2779010991","wikidata":"https://www.wikidata.org/wiki/Q2720909","display_name":"Artifact (error)","level":2,"score":0.2605000138282776},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.2556999921798706}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.22179","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.22179","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.22179","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.22179","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41628867387771606}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Low-cost":[0],"FPGA":[1,58,158],"platforms":[2],"can":[3,160],"broaden":[4],"access":[5],"to":[6,25,56,78],"neuromorphic":[7],"systems":[8],"research,":[9],"but":[10],"current":[11],"spiking":[12],"neural":[13],"network":[14],"(SNN)":[15],"workflows":[16],"remain":[17],"divided":[18],"between":[19],"hardware-first":[20],"implementations,":[21],"which":[22,33],"are":[23],"difficult":[24],"integrate":[26],"with":[27,140],"PyTorch-style":[28],"development,":[29],"and":[30,69,81,90,109,129,143,148,164],"software-first":[31],"frameworks,":[32],"often":[34],"stop":[35],"at":[36],"simulation":[37],"or":[38],"GPU":[39,142],"execution.":[40,59],"This":[41],"paper":[42],"presents":[43],"a":[44,123,162],"semantics-preserving":[45],"hardware-software":[46],"co-design":[47],"framework":[48],"for":[49,168],"the":[50,87,91,101,111],"deterministic":[51],"deployment":[52],"of":[53,126,134],"PyTorch-defined":[54],"SNNs":[55],"event-driven":[57,157],"A":[60,94],"single":[61],"exported":[62],"artifact":[63],"carries":[64],"weights,":[65],"thresholds,":[66],"connectivity":[67],"descriptors,":[68],"grouped":[70],"time-to-first-spike":[71],"(TTFS)":[72],"decoding":[73],"metadata":[74],"from":[75],"software":[76,88,112],"definition":[77],"board":[79,92],"execution":[80],"is":[82],"reused":[83],"unchanged":[84],"by":[85],"both":[86],"reference":[89,113],"runtime.":[93],"10-class":[95],"MNIST":[96],"TTFS":[97],"classifier":[98],"implemented":[99],"in":[100],"routed":[102],"80":[103],"MHz":[104],"design":[105],"achieves":[106],"87.40\\%":[107],"accuracy":[108],"matches":[110],"on":[114],"all":[115],"10,000":[116],"test":[117],"images.":[118],"The":[119],"programmable-logic":[120],"path":[121,167],"delivers":[122],"service":[124],"latency":[125],"0.1375":[127],"\u03bcs/image":[128],"an":[130],"estimated":[131],"dynamic":[132],"energy":[133],"31.6":[135],"nJ/image,":[136],"while":[137],"scope-aware":[138],"comparisons":[139],"matched":[141],"CPU":[144],"baselines":[145],"keep":[146],"accelerator-only":[147],"system-level":[149],"measurements":[150],"distinct.":[151],"These":[152],"results":[153],"show":[154],"that":[155],"low-cost":[156],"hardware":[159],"provide":[161],"direct":[163],"reproducible":[165],"software-to-board":[166],"software-defined":[169],"SNN":[170],"models.":[171]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-04-28T00:00:00"}