{"id":"https://openalex.org/W7155049228","doi":"https://doi.org/10.48550/arxiv.2604.18120","title":"Proxics: an efficient programming model for far memory accelerators","display_name":"Proxics: an efficient programming model for far memory accelerators","publication_year":2026,"publication_date":"2026-04-20","ids":{"openalex":"https://openalex.org/W7155049228","doi":"https://doi.org/10.48550/arxiv.2604.18120"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.18120","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.18120","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.18120","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028913268","display_name":"Zikai Liu","orcid":"https://orcid.org/0009-0000-5411-9785"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liu, Zikai","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128740153","display_name":"Niels Pressel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pressel, Niels","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039981000","display_name":"Jasmin Schult","orcid":"https://orcid.org/0009-0000-1815-3206"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Schult, Jasmin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134135740","display_name":"Roman Meier","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Meier, Roman","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134194863","display_name":"Pengcheng Xu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xu, Pengcheng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5072227627","display_name":"Timothy Roscoe","orcid":"https://orcid.org/0000-0002-8298-1126"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Roscoe, Timothy","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7962999939918518,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7962999939918518,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0778999999165535,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.019200000911951065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.5241000056266785},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.4823000133037567},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.45210000872612},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4153999984264374},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.3959999978542328},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.38989999890327454},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3856000006198883},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3709999918937683},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.367000013589859}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8331999778747559},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.5241000056266785},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.4823000133037567},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.45210000872612},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4153999984264374},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40630000829696655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40310001373291016},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.3959999978542328},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.38989999890327454},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3856000006198883},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3709999918937683},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.367000013589859},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.35740000009536743},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.3377000093460083},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.3314000070095062},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.3312000036239624},{"id":"https://openalex.org/C112968700","wikidata":"https://www.wikidata.org/wiki/Q11368","display_name":"Unix","level":3,"score":0.3305000066757202},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.3269999921321869},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.31029999256134033},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.3003999888896942},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.2921000123023987},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2903999984264374},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.2874000072479248},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.2856000065803528},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.2768000066280365},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.27489998936653137},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.27399998903274536},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.2728999853134155},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26570001244544983},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.26409998536109924},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.2547999918460846}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.18120","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.18120","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.18120","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.18120","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4855685234069824,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0],"use":[1],"of":[2,83,93,155,183],"disaggregated":[3],"or":[4],"far":[5],"memory":[6,11,24,120,156,161],"systems":[7],"such":[8,37,84],"as":[9],"CXL":[10],"pools":[12],"has":[13],"renewed":[14],"interest":[15],"in":[16,96,114,130,197],"Near-Data":[17],"Processing":[18],"(NDP):":[19],"situating":[20],"cores":[21],"close":[22],"to":[23,25,29,118,126],"reduce":[26,119],"bandwidth":[27],"requirements":[28],"and":[30,67,105,133,139,165,190],"from":[31,76],"the":[32,91,173,180],"CPU.":[33],"Hardware":[34],"designs":[35,99],"for":[36,48,56,88],"accelerators":[38],"are":[39],"appearing,":[40],"but":[41,178],"there":[42],"lack":[43],"clean,":[44],"portable":[45],"OS":[46,62],"abstractions":[47,85,129],"programming":[49,54],"them.":[50],"We":[51,142],"propose":[52],"a":[53,77,80,115,131,146,153,193],"model":[55],"NDP":[57,89,191],"devices":[58],"based":[59,107],"on":[60,108],"familiar":[61],"abstractions:":[63],"virtual":[64],"processors":[65],"(processes)":[66],"inter-process":[68],"communication":[69,186],"channels":[70,187],"(like":[71],"Unix":[72],"pipes).":[73],"While":[74],"appealing":[75],"user":[78],"perspective,":[79],"naive":[81],"implementation":[82],"is":[86],"inappropriate":[87],"accelerators:":[90],"paucity":[92],"processing":[94],"power":[95],"some":[97],"hardware":[98,148],"makes":[100,111],"classical":[101],"processes":[102],"overly":[103],"heavyweight,":[104],"IPC":[106],"shared":[109],"buffers":[110],"no":[112],"sense":[113],"system":[116],"designed":[117],"bandwidth.":[121],"Accordingly,":[122],"we":[123,169],"show":[124,170],"how":[125],"implement":[127],"these":[128],"lightweight":[132],"efficient":[134],"manner":[135],"by":[136],"exploiting":[137],"compilation":[138],"interconnect":[140],"protocols.":[141],"demonstrate":[143],"them":[144],"with":[145,152],"real":[147],"platform":[149],"runing":[150],"applications":[151],"range":[154],"access":[157],"patterns,":[158],"including":[159],"bulk":[160],"operations,":[162],"in-memory":[163],"databases":[164],"graph":[166],"applications.":[167],"Crucially,":[168],"not":[171],"only":[172],"benefits":[174],"over":[175],"CPU-only":[176],"implementations,":[177],"also":[179],"critical":[181],"importance":[182],"efficient,":[184],"low-latency":[185],"between":[188],"CPU":[189],"accelerators,":[192],"feature":[194],"largely":[195],"neglected":[196],"existing":[198],"proposals.":[199]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-04-22T00:00:00"}