{"id":"https://openalex.org/W7155034221","doi":"https://doi.org/10.48550/arxiv.2604.17097","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","display_name":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","publication_year":2026,"publication_date":"2026-04-18","ids":{"openalex":"https://openalex.org/W7155034221","doi":"https://doi.org/10.48550/arxiv.2604.17097"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.17097","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.17097","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.17097","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5134137116","display_name":"Weimin Fu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fu, Weimin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100618877","display_name":"Zeng Wang","orcid":"https://orcid.org/0009-0002-5218-9856"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Zeng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113123602","display_name":"Minghao Shao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shao, Minghao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052751303","display_name":"Johann Knechtel","orcid":"https://orcid.org/0000-0001-5093-2939"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Knechtel, Johann","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059987567","display_name":"Ozgur Sinanoglu","orcid":"https://orcid.org/0000-0003-0782-0397"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sinanoglu, Ozgur","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134194501","display_name":"Ramesh Karri","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Karri, Ramesh","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134142884","display_name":"Muhammad Shafique","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shafique, Muhammad","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5134207797","display_name":"Xiaolong Guo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guo, Xiaolong","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7404999732971191,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7404999732971191,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.11509999632835388,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.012900000438094139,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.609499990940094},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5392000079154968},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5374000072479248},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.45249998569488525},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.4302000105381012},{"id":"https://openalex.org/keywords/intermediate-language","display_name":"Intermediate language","score":0.4226999878883362},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.41839998960494995},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4011000096797943},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.3785000145435333}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6919999718666077},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.609499990940094},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5392000079154968},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5374000072479248},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.45249998569488525},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4408999979496002},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.4302000105381012},{"id":"https://openalex.org/C77660490","wikidata":"https://www.wikidata.org/wiki/Q244916","display_name":"Intermediate language","level":3,"score":0.4226999878883362},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.41839998960494995},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4011000096797943},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.3785000145435333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34630000591278076},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.3327000141143799},{"id":"https://openalex.org/C195324797","wikidata":"https://www.wikidata.org/wiki/Q33742","display_name":"Natural language","level":2,"score":0.33059999346733093},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3197999894618988},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.3005000054836273},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.30000001192092896},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.29339998960494995},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2851000130176544},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.28360000252723694},{"id":"https://openalex.org/C49777639","wikidata":"https://www.wikidata.org/wiki/Q5264354","display_name":"Design language","level":2,"score":0.28189998865127563},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2750000059604645},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.27000001072883606},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.2696000039577484},{"id":"https://openalex.org/C137546455","wikidata":"https://www.wikidata.org/wiki/Q3213474","display_name":"Trigram","level":2,"score":0.2678000032901764},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.26600000262260437},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.26339998841285706},{"id":"https://openalex.org/C137293760","wikidata":"https://www.wikidata.org/wiki/Q3621696","display_name":"Language model","level":2,"score":0.2606000006198883},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2572999894618988},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.25519999861717224},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2533000111579895}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.17097","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.17097","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.17097","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.17097","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Edge":[0],"applications":[1],"increasingly":[2],"demand":[3],"custom":[4],"hardware,":[5],"yet":[6],"Field-Programmable":[7],"Gate":[8],"Array":[9],"(FPGA)":[10],"design":[11],"requires":[12],"expertise":[13],"that":[14,63,119,193],"domain":[15],"engineers":[16],"lack.":[17],"Large":[18],"Language":[19],"Models":[20],"(LLMs)":[21],"promise":[22],"to":[23,43,126,175],"bridge":[24],"this":[25,52,60],"gap":[26],"through":[27,103],"zero-knowledge":[28],"hardware":[29,45],"programming,":[30],"where":[31],"users":[32],"describe":[33],"circuits":[34],"in":[35],"natural":[36],"language":[37],"and":[38,97,115],"an":[39,180],"LLM":[40,146,190,200],"compiles":[41],"them":[42,172],"a":[44,55,76,104,112,149,168],"intermediate":[46],"representation":[47,80],"(IR)":[48],"targeting":[49],"silicon.":[50],"Modeling":[51],"flow":[53],"as":[54,199],"cascade":[56],"of":[57,84,106],"binary":[58],"filters,":[59],"work":[61],"demonstrates":[62],"IR":[64,195],"choice,":[65,68],"not":[66,161],"model":[67],"is":[69],"the":[70,79,143,183,188],"dominant":[71],"factor":[72],"governing":[73],"end-to-end":[74],"success,":[75],"phenomenon":[77],"termed":[78],"bottleneck.":[81],"An":[82],"evaluation":[83],"three":[85],"frontier":[86],"LLMs":[87],"across":[88,128,136],"six":[89],"IRs":[90,129,186],"spanning":[91],"Verilog,":[92],"VHDL,":[93],"Chisel,":[94],"Bluespec,":[95],"PyMTL3,":[96],"HLS":[98],"C":[99],"on":[100,111],"202":[101],"tasks":[102],"pipeline":[105],"compilation,":[107],"simulation,":[108],"FPGA":[109,152],"synthesis":[110],"Lattice":[113],"iCE40UP5K,":[114],"LLM-based":[116],"repair":[117],"shows":[118],"simulation":[120],"pass":[121,153],"rates":[122],"range":[123],"from":[124],"3%":[125],"88%":[127],"but":[130,166],"typically":[131],"vary":[132],"less":[133],"than":[134,155],"1.25x":[135],"models":[137],"within":[138],"any":[139],"single":[140],"IR.":[141],"On":[142],"resource-constrained":[144],"iCE40,":[145],"designs":[147],"achieve":[148],"higher":[150],"conditional":[151],"rate":[154],"reference":[156],"solutions,":[157],"86.5%":[158],"vs.":[159],"68.7%,":[160],"because":[162,167],"they":[163],"are":[164],"better":[165],"simplicity":[169],"bias":[170],"makes":[171],"small":[173],"enough":[174],"fit.":[176],"The":[177],"analysis":[178],"reveals":[179],"accessibility-competence":[181],"paradox:":[182],"most":[184],"user-friendly":[185],"yield":[187],"worst":[189],"performance,":[191],"suggesting":[192],"optimal":[194],"selection":[196],"will":[197],"evolve":[198],"capabilities":[201],"grow.":[202]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-04-22T00:00:00"}