{"id":"https://openalex.org/W7155075175","doi":"https://doi.org/10.48550/arxiv.2604.16357","title":"SAAP: An Efficient Spatial-Aware Analytic Partitioning Algorithm of VLSI Netlists for Parallel Routing","display_name":"SAAP: An Efficient Spatial-Aware Analytic Partitioning Algorithm of VLSI Netlists for Parallel Routing","publication_year":2026,"publication_date":"2026-03-18","ids":{"openalex":"https://openalex.org/W7155075175","doi":"https://doi.org/10.48550/arxiv.2604.16357"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.16357","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.16357","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.16357","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5134179235","display_name":"Chen Liu","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Liu, Chen","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134168441","display_name":"Hongxin Kong","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kong, Hongxin","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056805627","display_name":"Lang Feng","orcid":"https://orcid.org/0000-0001-9943-0550"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Feng, Lang","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087800100","display_name":"Wenchao Qian","orcid":"https://orcid.org/0000-0002-7288-498X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Qian, Wenchao","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5034982668","display_name":"Wuxi Li","orcid":"https://orcid.org/0000-0002-9887-5109"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li, Wuxi","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5134179235"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9215999841690063,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9215999841690063,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.06880000233650208,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.004399999976158142,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7494000196456909},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.6858000159263611},{"id":"https://openalex.org/keywords/hypergraph","display_name":"Hypergraph","score":0.6053000092506409},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5473999977111816},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.3752000033855438},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.33390000462532043}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7562000155448914},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7494000196456909},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.6858000159263611},{"id":"https://openalex.org/C2781221856","wikidata":"https://www.wikidata.org/wiki/Q840247","display_name":"Hypergraph","level":2,"score":0.6053000092506409},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6010000109672546},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5473999977111816},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5339000225067139},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3752000033855438},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.33390000462532043},{"id":"https://openalex.org/C13670688","wikidata":"https://www.wikidata.org/wiki/Q3500548","display_name":"Space partitioning","level":2,"score":0.3328000009059906},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.31619998812675476},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.30970001220703125},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.29269999265670776},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.27619999647140503},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.257999986410141},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.2515999972820282}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.16357","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.16357","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.16357","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.16357","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"As":[0],"VLSI":[1],"designs":[2],"grow":[3],"in":[4,24,63],"complexity,":[5],"partitioning":[6,20,42,71],"is":[7,48],"widely":[8],"adopted":[9],"to":[10,28,32,59,115],"accelerate":[11],"physical":[12],"design":[13],"through":[14],"parallel":[15,105],"computing.":[16],"However,":[17],"traditional":[18],"hypergraph":[19],"methods":[21],"often":[22],"degrade":[23],"performance":[25],"when":[26],"applied":[27],"2D":[29],"layouts":[30],"due":[31],"spatial":[33,56,75,120,128],"constraints.":[34],"For":[35],"routers":[36],"with":[37,87,126],"post-placement":[38],"locations,":[39],"a":[40,60],"spatial-aware":[41],"method":[43],"fully":[44],"utilizing":[45],"placement":[46],"data":[47],"preferable.":[49],"Existing":[50],"works":[51],"can":[52,111],"only":[53],"consider":[54],"soft":[55],"constraints,":[57],"leading":[58],"scattered":[61],"distribution":[62],"one":[64],"partition.":[65],"We":[66],"propose":[67],"SAAP,":[68],"an":[69],"analytic":[70,84],"algorithm":[72],"enforcing":[73],"hard":[74],"constraints":[76],"while":[77],"efficiently":[78],"minimizing":[79],"cut":[80,121],"sizes.":[81],"It":[82],"includes":[83],"boundary":[85],"modeling":[86],"regularity-guided":[88],"simulated":[89],"annealing":[90],"and":[91],"region":[92],"embedding.":[93],"Given":[94],"placed":[95],"netlists,":[96],"it":[97,110],"generates":[98],"timing-friendly":[99],"k-way":[100],"spatially":[101],"continuous":[102],"partitions":[103],"for":[104],"routing.":[106],"Experiments":[107],"show":[108],"that":[109],"quickly":[112],"provide":[113],"several":[114],"dozens":[116],"of":[117],"times":[118],"smaller":[119],"sizes":[122],"than":[123],"previous":[124],"state-of-the-art,":[125],"better":[127],"continuity.":[129]},"counts_by_year":[],"updated_date":"2026-04-22T06:07:44.442478","created_date":"2026-04-22T00:00:00"}