{"id":"https://openalex.org/W7154979224","doi":"https://doi.org/10.48550/arxiv.2604.15944","title":"CIMple: Standard-cell SRAM-based CIM with LUT-based split softmax for attention acceleration","display_name":"CIMple: Standard-cell SRAM-based CIM with LUT-based split softmax for attention acceleration","publication_year":2026,"publication_date":"2026-04-17","ids":{"openalex":"https://openalex.org/W7154979224","doi":"https://doi.org/10.48550/arxiv.2604.15944"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.15944","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.15944","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.15944","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114554156","display_name":"Bas Ahn","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ahn, Bas","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033046838","display_name":"Xuanwen Tao","orcid":"https://orcid.org/0000-0003-1093-0079"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tao, Xingjian","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134029843","display_name":"Manil Dev Gomongy","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gomony, Manil Dev","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063550119","display_name":"Marc Geilen","orcid":"https://orcid.org/0000-0002-2629-3249"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Geilen, Marc","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5081768631","display_name":"Henk Corporaal","orcid":"https://orcid.org/0000-0003-4506-5732"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Corporaal, Henk","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14347","display_name":"Big Data and Digital Economy","score":0.24390000104904175,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14347","display_name":"Big Data and Digital Economy","score":0.24390000104904175,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.18950000405311584,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10181","display_name":"Natural Language Processing Techniques","score":0.07819999754428864,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transformer","display_name":"Transformer","score":0.6635000109672546},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5322999954223633},{"id":"https://openalex.org/keywords/edge-device","display_name":"Edge device","score":0.5083000063896179},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.39989998936653137},{"id":"https://openalex.org/keywords/softmax-function","display_name":"Softmax function","score":0.3806000053882599},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3352999985218048},{"id":"https://openalex.org/keywords/unification","display_name":"Unification","score":0.2996000051498413}],"concepts":[{"id":"https://openalex.org/C66322947","wikidata":"https://www.wikidata.org/wiki/Q11658","display_name":"Transformer","level":3,"score":0.6635000109672546},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6377999782562256},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5322999954223633},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.5083000063896179},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.39989998936653137},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39660000801086426},{"id":"https://openalex.org/C188441871","wikidata":"https://www.wikidata.org/wiki/Q7554146","display_name":"Softmax function","level":3,"score":0.3806000053882599},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3723999857902527},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3352999985218048},{"id":"https://openalex.org/C96146094","wikidata":"https://www.wikidata.org/wiki/Q609057","display_name":"Unification","level":2,"score":0.2996000051498413},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2924000024795532},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.290800005197525},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2867000102996826},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.2833999991416931},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2791000008583069},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2782999873161316},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.2757999897003174},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.26339998841285706},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.2621999979019165},{"id":"https://openalex.org/C2778456923","wikidata":"https://www.wikidata.org/wiki/Q5337692","display_name":"Edge computing","level":3,"score":0.260699987411499},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.25540000200271606},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.2547000050544739}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.15944","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.15944","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.15944","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.15944","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Large":[0],"Language":[1],"Models":[2],"(LLMs)":[3],"such":[4],"as":[5],"LLaMA":[6],"and":[7,111,192],"DeepSeek,":[8],"are":[9,45,58],"built":[10],"on":[11,38],"transformer":[12,115,138],"architectures,":[13],"which":[14,103,186],"have":[15],"become":[16],"a":[17,65,74,120,178],"standard":[18],"model":[19],"for":[20,68,128],"achieving":[21],"state-of-the-art":[22],"performance":[23,175],"in":[24,35,60,107,184],"natural":[25],"language":[26],"processing":[27],"tasks.":[28],"Recently,":[29],"there":[30],"has":[31],"been":[32],"growing":[33],"interest":[34],"deploying":[36],"LLMs":[37],"edge":[39,56,69],"devices.":[40],"Although":[41],"smaller":[42],"LLM":[43],"models":[44],"being":[46],"proposed,":[47],"they":[48],"often":[49],"still":[50],"contain":[51],"billions":[52],"of":[53,87,114,143,177],"parameters.":[54],"Since":[55],"devices":[57],"limited":[59],"their":[61,105],"resources":[62],"this":[63,79],"poses":[64],"significant":[66],"challenge":[67],"deployment.":[70],"Compute-in-memory":[71],"(CIM)":[72],"is":[73],"promising":[75],"architecture":[76,126],"that":[77],"addresses":[78],"by":[80],"reducing":[81,167],"data":[82],"movement":[83],"through":[84],"the":[85],"integration":[86],"computational":[88],"logic":[89],"directly":[90],"into":[91],"memory.":[92],"However,":[93],"existing":[94],"CIM":[95,125],"architectures":[96],"support":[97],"only":[98],"static":[99],"Multiply-Accumulate":[100],"(MAC)":[101],"operations":[102,110],"limit":[104],"configurability":[106],"supporting":[108],"nonlinear":[109],"various":[112],"types":[113],"models.":[116,139],"This":[117],"paper":[118],"presents":[119],"fully":[121,151],"digital":[122,152],"standard-cell":[123],"SRAM-based":[124],"accelerator":[127,154,182],"self-attention,":[129],"called":[130],"CIMple,":[131],"designed":[132],"to":[133],"overcome":[134],"these":[135],"limitations,":[136],"inside":[137],"The":[140],"key":[141],"contributions":[142],"CIMple":[144],"are:":[145],"1)":[146],"A":[147,161,174],"novel":[148],"dual-banked":[149],"CIM-based":[150,180],"self-attention":[153,181],"using":[155],"8-bit":[156],"parallel":[157],"weight":[158],"feeding.":[159],"2)":[160],"look-up-table":[162],"(LUT)":[163],"based":[164],"fixed-point":[165],"implementation":[166],"latency":[168],"with":[169,198],"minimal":[170],"accuracy":[171],"degradation.":[172],"3)":[173],"evaluation":[176],"32kb":[179],"implemented":[183],"28nm,":[185],"achieves":[187],"26.1":[188],"TOPS/W":[189],"at":[190,195],"0.85V":[191],"2.31":[193],"TOPS/mm$^2$":[194],"1.2V,":[196],"both":[197],"INT8":[199],"precision.":[200]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-04-21T00:00:00"}
