{"id":"https://openalex.org/W7154972532","doi":"https://doi.org/10.48550/arxiv.2604.15388","title":"Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation","display_name":"Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation","publication_year":2026,"publication_date":"2026-04-16","ids":{"openalex":"https://openalex.org/W7154972532","doi":"https://doi.org/10.48550/arxiv.2604.15388"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.15388","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.15388","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.15388","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029870143","display_name":"Mu-Chi Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chen, Mu-Chi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044258001","display_name":"Po-Hsuan Huang","orcid":"https://orcid.org/0000-0002-7458-9634"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Huang, Po-Hsuan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103367306","display_name":"Yu\u2010Hung Kao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kao, Yu-Hung","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134084867","display_name":"Yen-Fu Liu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liu, Yen-Fu","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015437212","display_name":"Yukai Hung","orcid":"https://orcid.org/0009-0003-1889-1630"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hung, Yu-Kai","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028364292","display_name":"Liang Cheng","orcid":"https://orcid.org/0000-0001-5324-9094"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liang, Cheng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125079675","display_name":"Shao-Chun Ho","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ho, Shao-Chun","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012739047","display_name":"Chia-Heng Tu","orcid":"https://orcid.org/0000-0001-8967-1385"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tu, Chia-Heng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5020028710","display_name":"Shih\u2010Hao Hung","orcid":"https://orcid.org/0000-0003-2043-2663"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hung, Shih-Hao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.43299999833106995,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.43299999833106995,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.12999999523162842,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.1006999984383583,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.5475999712944031},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5432999730110168},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5411999821662903},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5116000175476074},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5063999891281128},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5011000037193298},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.41769999265670776},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4153999984264374}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8051999807357788},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6656000018119812},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.5475999712944031},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5432999730110168},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5411999821662903},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5116000175476074},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5063999891281128},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5011000037193298},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.41769999265670776},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4153999984264374},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.3718000054359436},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.36970001459121704},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34380000829696655},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34369999170303345},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29190000891685486},{"id":"https://openalex.org/C151578736","wikidata":"https://www.wikidata.org/wiki/Q1251793","display_name":"Redundant code","level":4,"score":0.28299999237060547},{"id":"https://openalex.org/C137287247","wikidata":"https://www.wikidata.org/wiki/Q1329550","display_name":"Static program analysis","level":4,"score":0.27320000529289246},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2624000012874603},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.2624000012874603},{"id":"https://openalex.org/C98183937","wikidata":"https://www.wikidata.org/wiki/Q2112188","display_name":"Program analysis","level":2,"score":0.25760000944137573},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.257099986076355},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.2556999921798706},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.25529998540878296}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.15388","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.15388","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.15388","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.15388","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Recent":[0],"advances":[1],"in":[2,13],"large":[3],"language":[4],"models":[5,27,39],"have":[6],"improved":[7],"code":[8],"generation,":[9],"but":[10],"their":[11],"use":[12],"hardware":[14],"description":[15],"languages":[16],"is":[17],"still":[18],"limited.":[19],"Moreover,":[20],"training":[21,73],"data":[22],"and":[23,87],"testbenches":[24,42],"for":[25,43,54,80],"these":[26],"are":[28],"often":[29],"scarce.":[30],"This":[31,75],"paper":[32],"presents":[33],"a":[34,78],"workflow":[35],"that":[36],"uses":[37],"multi-agent":[38],"to":[40,61],"generate":[41],"high-quality":[44],"fine-tuning":[45],"data.":[46,74],"By":[47],"automating":[48],"testbench":[49],"creation,":[50],"the":[51,55,65],"fine-tuned":[52],"model":[53],"specification-to-Verilog":[56],"task":[57],"achieves":[58],"performance":[59],"comparable":[60],"state-of-the-art":[62],"methods":[63],"on":[64,83],"refined":[66],"VerilogEval":[67],"v2":[68],"benchmark":[69],"while":[70],"using":[71],"less":[72],"study":[76],"provides":[77],"basis":[79],"future":[81],"work":[82],"LLM-based":[84],"HDL":[85],"generation":[86],"automated":[88],"verification.":[89]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-04-21T00:00:00"}