{"id":"https://openalex.org/W7154264014","doi":"https://doi.org/10.48550/arxiv.2604.11615","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","display_name":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","publication_year":2026,"publication_date":"2026-04-13","ids":{"openalex":"https://openalex.org/W7154264014","doi":"https://doi.org/10.48550/arxiv.2604.11615"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.11615","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.11615","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.11615","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102626011","display_name":"Jinpeng Ye","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ye, Jinpeng","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040108243","display_name":"Chongxi Wang","orcid":"https://orcid.org/0000-0003-1295-279X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Chongxi","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017743355","display_name":"Wenqing Li","orcid":"https://orcid.org/0000-0001-5477-1685"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li, Wenqing","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100740415","display_name":"Bin Yuan","orcid":"https://orcid.org/0000-0003-1004-2354"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuan, Bin","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133567708","display_name":"Shiyi Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Shiyi","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133594884","display_name":"Fenglu Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhang, Fenglu","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101382059","display_name":"Junyu Yue","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yue, Junyu","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133563043","display_name":"Jianan Xie","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xie, Jianan","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057505742","display_name":"Yunhao Ye","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ye, Yunhao","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133563550","display_name":"Haoyu Deng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Deng, Haoyu","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004945004","display_name":"\u5468\u5e94\u5764","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhou, Yingkun","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133572764","display_name":"Xin Cheng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cheng, Xin","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025080350","display_name":"\u5f20\u798f\u65b0","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhang, Fuxin","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5133593053","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0001-5130-300X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Jian","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":14,"corresponding_author_ids":["https://openalex.org/A5102626011"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8953999876976013,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8953999876976013,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.025299999862909317,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.013199999928474426,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.5246999859809875},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.47360000014305115},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4544999897480011},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4494999945163727},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.43220001459121704},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4097999930381775},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.3668999969959259}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8343999981880188},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5356000065803528},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.5246999859809875},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.47360000014305115},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45509999990463257},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4544999897480011},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4494999945163727},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.43220001459121704},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4097999930381775},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3952000141143799},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.3668999969959259},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.3555000126361847},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.3269999921321869},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.31619998812675476},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.303600013256073},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2946000099182129},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.29179999232292175},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.2856000065803528},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.28200000524520874},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.2653000056743622},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.26190000772476196}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.11615","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.11615","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.11615","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.11615","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Matrix":[0,138],"extensions":[1],"have":[2],"emerged":[3],"as":[4],"an":[5],"essential":[6],"feature":[7],"in":[8,195],"modern":[9],"CPUs":[10],"to":[11,94,158,182],"address":[12],"the":[13,33,46,67,70,179,214],"surging":[14],"demands":[15,97],"of":[16,48,165,178],"AI":[17,136],"workloads.":[18],"However,":[19],"existing":[20,80],"designs":[21],"often":[22],"incur":[23],"substantial":[24],"hardware":[25,111],"and":[26,56,82,92,98,116,132,154,168,173,204],"software":[27,120],"design":[28,71,162],"overhead.":[29],"Tight":[30],"coupling":[31],"with":[32,79,107,151,175],"CPU":[34,58,68,129],"pipeline":[35],"complicates":[36],"integration":[37,74],"across":[38,146],"diverse":[39,95],"CPUs,":[40],"while":[41,75],"fine-grained":[42],"synchronous":[43],"instructions":[44],"hinder":[45],"development":[47],"high-performance":[49],"kernels.":[50],"This":[51],"paper":[52],"proposes":[53],"a":[54,118,209],"unified":[55,119],"configurable":[57,86],"matrix":[59,64,87,104,189,211],"extension":[60,212],"architecture.":[61],"By":[62],"decoupling":[63],"units":[65],"from":[66],"pipeline,":[69],"enables":[72],"low-overhead":[73],"maintaining":[76],"close":[77],"coordination":[78],"compute":[81,96,152],"memory":[83,99,155],"resources.":[84],"The":[85,122],"unit":[88,139,190],"supports":[89,117],"mixed-precision":[90],"operations":[91],"adapts":[93],"bandwidth":[100,156],"constraints.":[101],"An":[102],"asynchronous":[103],"multiplication":[105],"abstraction":[106],"flexible":[108],"granularity":[109],"conceals":[110],"details,":[112],"simplifies":[113],"matrix-vector":[114,184],"overlap,":[115],"stack.":[121],"architecture":[123],"is":[124],"integrated":[125],"into":[126],"four":[127],"open-source":[128,215],"RTL":[130],"platforms":[131],"evaluated":[133],"on":[134,170],"representative":[135],"models.":[137],"utilization":[140],"under":[141],"GEMM":[142],"workloads":[143],"exceeds":[144],"90%":[145],"all":[147],"platforms.":[148],"When":[149],"configured":[150],"throughput":[153],"comparable":[157],"Intel":[159],"AMX,":[160],"our":[161],"achieves":[163],"speedups":[164],"1.57x,":[166,167],"2.31x":[169],"ResNet,":[171],"BERT,":[172],"Llama3,":[174],"over":[176],"30%":[177],"gains":[180],"attributed":[181],"overlapped":[183],"execution.":[185],"A":[186],"4":[187],"TOPS@2GHz":[188],"occupies":[191],"only":[192],"0.53":[193],"mm\\textsuperscript{2}":[194],"14nm":[196],"CMOS.":[197],"These":[198],"results":[199],"demonstrate":[200],"strong":[201],"cross-platform":[202],"adaptability":[203],"effective":[205],"hardware-software":[206],"co-optimization,":[207],"offering":[208],"practical":[210],"for":[213],"community.":[216]},"counts_by_year":[],"updated_date":"2026-04-15T06:04:33.058270","created_date":"2026-04-15T00:00:00"}