{"id":"https://openalex.org/W7153022950","doi":"https://doi.org/10.48550/arxiv.2604.08044","title":"A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators","display_name":"A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Accelerators","publication_year":2026,"publication_date":"2026-04-09","ids":{"openalex":"https://openalex.org/W7153022950","doi":"https://doi.org/10.48550/arxiv.2604.08044"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.08044","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.08044","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.08044","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5133382757","display_name":"Cong Li","orcid":"https://orcid.org/0000-0001-7778-7559"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li, Cong","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133343949","display_name":"Chenhao Xue","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xue, Chenhao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133334380","display_name":"Yi Ren","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ren, Yi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020237745","display_name":"Xiping Dong","orcid":"https://orcid.org/0009-0001-8720-5804"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dong, Xiping","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133371562","display_name":"Yu Cheng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cheng, Yu","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133360067","display_name":"Yinbo Hu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hu, Yinbo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133344133","display_name":"Fujun Bai","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bai, Fujun","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133364518","display_name":"Yixin Guo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guo, Yixin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133391345","display_name":"Xiping Jiang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jiang, Xiping","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133349199","display_name":"Qiang Wu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wu, Qiang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133360488","display_name":"Zhi Yang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yang, Zhi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133337049","display_name":"Zhe Cheng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cheng, Zhe","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133319360","display_name":"Yuan Xie","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xie, Yuan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5133370472","display_name":"Guangyu Sun","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sun, Guangyu","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.24539999663829803,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.24539999663829803,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.2004999965429306,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10181","display_name":"Natural Language Processing Techniques","score":0.08089999854564667,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6535999774932861},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5465999841690063},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.512499988079071},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4945000112056732},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.41920000314712524},{"id":"https://openalex.org/keywords/atlas","display_name":"Atlas (anatomy)","score":0.3982999920845032},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.3488999903202057}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7603999972343445},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6535999774932861},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5465999841690063},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5217999815940857},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.512499988079071},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4945000112056732},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.41920000314712524},{"id":"https://openalex.org/C2776673561","wikidata":"https://www.wikidata.org/wiki/Q655357","display_name":"Atlas (anatomy)","level":2,"score":0.3982999920845032},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.37209999561309814},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.3488999903202057},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3474999964237213},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.33410000801086426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3325999975204468},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.2962999939918518},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.2962999939918518},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.28679999709129333},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.2797999978065491},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.27959999442100525},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2630999982357025}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.08044","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.08044","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.08044","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.08044","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6627327799797058}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Large":[0],"language":[1],"models":[2],"(LLMs)":[3],"exhibit":[4],"memory-intensive":[5],"behavior":[6],"during":[7],"decoding,":[8],"making":[9],"it":[10],"a":[11,67],"key":[12,153],"bottleneck":[13],"in":[14,26],"LLM":[15,27,91,117],"inference.":[16],"To":[17,78],"accelerate":[18],"decoding":[19],"execution,":[20],"hybrid-bonding-based":[21],"3D-DRAM":[22,41,100,157],"has":[23],"been":[24],"adopted":[25],"accelerators.":[28],"While":[29],"this":[30,80],"emerging":[31],"technology":[32],"provides":[33],"strong":[34],"performance":[35,54],"gains":[36],"over":[37],"existing":[38,58],"hardware,":[39],"current":[40],"accelerators":[42],"(3D-Accelerators)":[43],"rely":[44],"on":[45,96,174],"closed-source":[46],"evaluation":[47],"tools,":[48],"limiting":[49],"access":[50],"to":[51,114,147],"publicly":[52],"available":[53],"analysis":[55],"methods.":[56],"Moreover,":[57],"designs":[59],"are":[60],"highly":[61],"customized":[62],"for":[63,73,106,155],"specific":[64],"scenarios,":[65],"lacking":[66],"general":[68],"and":[69,111,131,151,160],"reusable":[70],"full-stack":[71],"modeling":[72],"3D-Accelerators":[74],"across":[75,163],"diverse":[76],"usecases.":[77],"bridge":[79],"fundamental":[81],"gap,":[82],"we":[83,143],"present":[84],"ATLAS,":[85,142],"the":[86],"first":[87],"silicon-proven":[88],"Architectural":[89],"Three-dimesional-DRAM-based":[90],"Accelerator":[92],"Simulation":[93],"framework.":[94],"Built":[95],"commercially":[97],"deployed":[98],"multi-layer":[99],"technology,":[101],"ATLAS":[102,126,165],"introduces":[103],"unified":[104],"abstractions":[105],"both":[107,156],"3D-Accelerator":[108,161],"system":[109,159],"architecture":[110,149],"programming":[112],"primitives":[113],"support":[115],"arbitrary":[116],"inference":[118],"scenarios.":[119,164],"Validation":[120],"against":[121],"real":[122],"silicon":[123],"shows":[124],"that":[125],"achieves":[127],"$\\le$8.57%":[128],"simulation":[129],"error":[130],"97.26-99.96\\%":[132],"correlation":[133],"with":[134,141],"measured":[135],"performance.":[136],"Through":[137],"design":[138,150],"space":[139],"exploration":[140],"demonstrate":[144],"its":[145],"ability":[146],"guide":[148],"distill":[152],"takeaways":[154],"memory":[158],"microarchitecture":[162],"will":[166],"be":[167],"open-sourced":[168],"upon":[169],"publication,":[170],"enabling":[171],"further":[172],"research":[173],"3D-Accelerators.":[175]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2026-04-11T00:00:00"}