{"id":"https://openalex.org/W7153000899","doi":"https://doi.org/10.48550/arxiv.2604.07396","title":"SHIELD: A Segmented Hierarchical Memory Architecture for Energy-Efficient LLM Inference on Edge NPUs","display_name":"SHIELD: A Segmented Hierarchical Memory Architecture for Energy-Efficient LLM Inference on Edge NPUs","publication_year":2026,"publication_date":"2026-04-08","ids":{"openalex":"https://openalex.org/W7153000899","doi":"https://doi.org/10.48550/arxiv.2604.07396"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.07396","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.07396","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.07396","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5133375864","display_name":"Jintao Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhang, Jintao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5085588788","display_name":"Xuanyao Fong","orcid":"https://orcid.org/0000-0001-5939-7389"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fong, Xuanyao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.5192999839782715,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.5192999839782715,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.1941000074148178,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.06509999930858612,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.805400013923645},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.5906999707221985},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5453000068664551},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4740000069141388},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4293999969959259},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.3849000036716461},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.3799000084400177},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.34929999709129333}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.805400013923645},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7541999816894531},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.5906999707221985},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5453000068664551},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4740000069141388},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4293999969959259},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.3849000036716461},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.3799000084400177},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.34929999709129333},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.34439998865127563},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.3352000117301941},{"id":"https://openalex.org/C109034871","wikidata":"https://www.wikidata.org/wiki/Q949326","display_name":"Refresh rate","level":2,"score":0.3345000147819519},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.33390000462532043},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.329800009727478},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3285999894142151},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.32359999418258667},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.3003999888896942},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2978000044822693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2948000133037567},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.29269999265670776},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.28360000252723694},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.27070000767707825},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26019999384880066},{"id":"https://openalex.org/C46743427","wikidata":"https://www.wikidata.org/wiki/Q1341685","display_name":"Inference engine","level":3,"score":0.25609999895095825},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.25519999861717224}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.07396","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.07396","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.07396","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.07396","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8286583423614502,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Large":[0],"Language":[1],"Model":[2],"(LLM)":[3],"inference":[4,114],"on":[5,41,131],"edge":[6],"Neural":[7],"Processing":[8],"Units":[9],"(NPUs)":[10],"is":[11,24],"fundamentally":[12],"constrained":[13],"by":[14,121],"limited":[15],"on-chip":[16],"memory":[17],"capacity.":[18],"Although":[19],"high-density":[20],"embedded":[21],"DRAM":[22],"(eDRAM)":[23],"attractive":[25],"for":[26,48,98],"storing":[27],"activation":[28],"workspaces,":[29],"its":[30],"periodic":[31],"refresh":[32,47,97,105,119],"consumes":[33],"substantial":[34],"energy.":[35],"Prior":[36],"work":[37],"has":[38],"primarily":[39],"focused":[40],"reducing":[42],"off-chip":[43],"traffic":[44],"or":[45],"optimizing":[46],"persistent":[49,107],"Key-Value":[50],"(KV)":[51],"caches,":[52],"while":[53,128],"transient":[54,99],"and":[55,58,79,90,102,113,134],"error-resilient":[56],"Query":[57],"Attention":[59],"Output":[60],"(QO)":[61],"activations":[62],"are":[63],"largely":[64],"overlooked.":[65],"We":[66],"propose":[67],"SHIELD,":[68],"a":[69,125],"lifecycle-aware":[70],"segmented":[71],"eDRAM":[72,118],"architecture":[73],"that":[74],"jointly":[75],"exploits":[76],"temporal":[77],"residency":[78],"bit-level":[80],"sensitivity":[81],"in":[82],"bfloat16":[83],"(BF16)":[84],"activations.":[85],"SHIELD":[86,116],"isolates":[87],"the":[88,94],"sign":[89],"exponent":[91],"fields":[92],"from":[93],"mantissa,":[95],"disables":[96],"QO":[100],"mantissas,":[101],"applies":[103],"relaxed":[104],"to":[106,124],"KV":[108],"mantissas.":[109],"Across":[110],"multiple":[111],"LLMs":[112],"scenarios,":[115],"reduces":[117],"energy":[120],"35%":[122],"relative":[123],"standard-refresh":[126],"baseline":[127],"preserving":[129],"accuracy":[130],"WikiText-2,":[132],"PIQA,":[133],"ARC-Easy.":[135]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-04-11T00:00:00"}