{"id":"https://openalex.org/W7151365995","doi":"https://doi.org/10.48550/arxiv.2604.04236","title":"NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable Architectures","display_name":"NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable Architectures","publication_year":2026,"publication_date":"2026-04-05","ids":{"openalex":"https://openalex.org/W7151365995","doi":"https://doi.org/10.48550/arxiv.2604.04236"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.04236","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.04236","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.04236","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115652984","display_name":"Shangkun Li","orcid":"https://orcid.org/0009-0000-7623-4178"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li, Shangkun","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133084070","display_name":"Jinming Ge","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ge, Jinming","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133144578","display_name":"Diyuan Tao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tao, Diyuan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133137589","display_name":"Zeyu Li","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li, Zeyu","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133097013","display_name":"Jiawei Liang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liang, Jiawei","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133076100","display_name":"Linfeng Du","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Du, Linfeng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133111717","display_name":"Jiang Xu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xu, Jiang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133072868","display_name":"Wei Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhang, Wei","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5133100615","display_name":"Cheng Tan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tan, Cheng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9359999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9359999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.03680000081658363,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9169999957084656},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6890000104904175},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.5717999935150146},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5680999755859375},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.43860000371932983},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.38909998536109924},{"id":"https://openalex.org/keywords/unified-model","display_name":"Unified Model","score":0.35830000042915344},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.33970001339912415}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9169999957084656},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8194000124931335},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6890000104904175},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.5717999935150146},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5680999755859375},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.444599986076355},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.43860000371932983},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.38909998536109924},{"id":"https://openalex.org/C45493050","wikidata":"https://www.wikidata.org/wiki/Q7884934","display_name":"Unified Model","level":2,"score":0.35830000042915344},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.33970001339912415},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.3319999873638153},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2978000044822693},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.29670000076293945},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.2924000024795532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2921999990940094},{"id":"https://openalex.org/C77660490","wikidata":"https://www.wikidata.org/wiki/Q244916","display_name":"Intermediate language","level":3,"score":0.2903999984264374},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.28439998626708984},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.2784000039100647},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26919999718666077},{"id":"https://openalex.org/C76782552","wikidata":"https://www.wikidata.org/wiki/Q110546","display_name":"Just-in-time compilation","level":3,"score":0.26460000872612},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.2623000144958496},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.2558000087738037},{"id":"https://openalex.org/C2780767217","wikidata":"https://www.wikidata.org/wiki/Q5532421","display_name":"Generality","level":2,"score":0.25380000472068787}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.04236","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.04236","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.04236","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.04236","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"score":0.5987426042556763,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Coarse-Grained":[0],"Reconfigurable":[1],"Architectures":[2],"(CGRAs)":[3],"are":[4,65,139],"a":[5,12,87,103,121,130,142,165,194,200,224,235],"promising":[6],"and":[7,17,22,89,105,188,206,241],"versatile":[8],"accelerator":[9],"platform,":[10],"offering":[11],"balance":[13],"between":[14],"the":[15,23,40,50,77,112,228],"performance":[16,69],"efficiency":[18],"of":[19,79,152],"specialized":[20],"accelerators":[21],"software":[24],"programmability.":[25],"However,":[26],"their":[27],"full":[28],"potential":[29],"is":[30,46,120,239],"severely":[31],"hindered":[32],"by":[33],"control":[34,41,137,148,162],"flow":[35,42,163],"in":[36,61,115],"accelerated":[37],"kernels,":[38],"as":[39,141],"(e.g.,":[43],"loops,":[44],"branches)":[45],"fundamentally":[47],"incompatible":[48],"with":[49,184],"parallel,":[51],"data-driven":[52],"CGRA":[53,62,94,231],"fabric.":[54],"Prior":[55],"strategies":[56],"to":[57,76,158,180,193,208,234],"resolve":[58],"this":[59,135],"mismatch":[60,114],"kernel":[63,95,174,204],"acceleration":[64,96],"either":[66],"inefficient,":[67],"sacrificing":[68],"for":[70,92],"generality,":[71],"or":[72],"lack":[73],"generality":[74],"due":[75],"difficulty":[78],"adapting":[80],"them":[81],"across":[82],"different":[83,185],"execution":[84,186],"models.":[85],"Thus,":[86],"general":[88],"unified":[90,104,167,171],"solution":[91,226],"efficient":[93],"remains":[97],"elusive.":[98],"This":[99,154,170],"paper":[100],"introduces":[101],"NEURA,":[102],"retargetable":[106],"compilation":[107],"framework":[108],"that":[109],"systematically":[110,159],"resolves":[111],"control-dataflow":[113],"CGRAs.":[116],"NEURA's":[117],"core":[118],"innovation":[119],"novel,":[122],"pure":[123],"dataflow":[124,168],"intermediate":[125],"representation":[126,172,175],"(IR)":[127],"built":[128],"on":[129,203,213],"predicated":[131],"type":[132],"system.":[133],"In":[134],"IR,":[136],"contexts":[138],"embedded":[140],"predicate":[143],"within":[144],"each":[145],"data,":[146],"making":[147],"an":[149],"intrinsic":[150],"property":[151],"data.":[153],"mechanism":[155],"enables":[156],"NEURA":[157,179,198,238],"flatten":[160],"complex":[161],"into":[164],"single":[166],"graph.":[169],"decouples":[173],"from":[176],"hardware,":[177],"empowering":[178],"retarget":[181],"diverse":[182],"CGRAs":[183],"models":[187],"microarchitectural":[189],"features.":[190],"When":[191],"targeted":[192],"high-performance":[195,219],"spatio-temporal":[196],"CGRA,":[197],"delivers":[199],"2.20x":[201],"speedup":[202,212],"benchmarks":[205],"up":[207],"2.71x":[209],"geometric":[210],"mean":[211],"real-world":[214],"applications":[215],"over":[216],"state-of-the-art":[217],"(SOTA)":[218],"baselines.":[220],"It":[221],"also":[222],"provides":[223],"competitive":[225],"against":[227],"SOTA":[229],"low-power":[230],"when":[232],"retargeted":[233],"spatial-only":[236],"CGRA.":[237],"open-source":[240],"available":[242],"at":[243],"https://github.com/coredac/neura.":[244]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-04-08T00:00:00"}