{"id":"https://openalex.org/W7148512825","doi":"https://doi.org/10.48550/arxiv.2604.00780","title":"RePart: Efficient Hypergraph Partitioning with Logic Replication Optimization for Multi-FPGA System","display_name":"RePart: Efficient Hypergraph Partitioning with Logic Replication Optimization for Multi-FPGA System","publication_year":2026,"publication_date":"2026-04-01","ids":{"openalex":"https://openalex.org/W7148512825","doi":"https://doi.org/10.48550/arxiv.2604.00780"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2604.00780","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.00780","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2604.00780","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5132751607","display_name":"Zizhuo Fu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fu, Zizhuo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132814568","display_name":"Yifan Zhou","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhou, Yifan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132748128","display_name":"Zhaoxin Lu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lu, Zhaoxin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132826952","display_name":"Guangyu Sun","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sun, Guangyu","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132827533","display_name":"Runsheng Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Runsheng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132793602","display_name":"Meng Li","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li, Meng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lin, Yibo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9824000000953674,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9824000000953674,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.012299999594688416,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.0019000000320374966,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hypergraph","display_name":"Hypergraph","score":0.8939999938011169},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.5546000003814697},{"id":"https://openalex.org/keywords/replication","display_name":"Replication (statistics)","score":0.49950000643730164},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4853000044822693},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.39559999108314514},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.3813000023365021},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3718999922275543}],"concepts":[{"id":"https://openalex.org/C2781221856","wikidata":"https://www.wikidata.org/wiki/Q840247","display_name":"Hypergraph","level":2,"score":0.8939999938011169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7166000008583069},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.5546000003814697},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.5264999866485596},{"id":"https://openalex.org/C12590798","wikidata":"https://www.wikidata.org/wiki/Q3933199","display_name":"Replication (statistics)","level":2,"score":0.49950000643730164},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4853000044822693},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.47620001435279846},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4196000099182129},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.39559999108314514},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.3813000023365021},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3718999922275543},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.367900013923645},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.31040000915527344},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30219998955726624},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.2890999913215637},{"id":"https://openalex.org/C88230418","wikidata":"https://www.wikidata.org/wiki/Q131476","display_name":"Graph theory","level":2,"score":0.27250000834465027},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.27000001072883606},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.25220000743865967}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2604.00780","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.00780","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2604.00780","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2604.00780","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Multi-FPGA":[0],"systems":[1],"(MFS)":[2],"are":[3],"widely":[4],"adopted":[5],"for":[6,80],"VLSI":[7],"emulation":[8],"and":[9,54,58,104,113,138],"rapid":[10],"prototyping.":[11],"In":[12],"an":[13,135],"MFS,":[14],"FPGAs":[15],"connect":[16],"only":[17],"to":[18,66],"a":[19,73],"limited":[20],"number":[21],"of":[22,41],"neighbors":[23],"through":[24],"bandwidth-constrained":[25],"links,":[26],"so":[27],"inter-FPGA":[28],"communication":[29],"cost":[30],"depends":[31],"on":[32,51,110,128],"network":[33],"topology.":[34],"This":[35],"setting":[36],"exposes":[37],"two":[38],"fundamental":[39],"limitations":[40],"existing":[42],"MFS-aware":[43],"partitioning":[44,78],"methods:":[45],"conventional":[46],"hypergraph":[47,77,132],"partitioners":[48,133],"focus":[49],"solely":[50],"cut":[52],"size":[53],"ignore":[55],"topological":[56],"structure,":[57],"they":[59],"leave":[60],"substantial":[61],"FPGA":[62],"resources":[63],"unused":[64],"due":[65],"conservative":[67],"balance":[68],"margins.":[69],"We":[70],"present":[71],"RePart,":[72],"fully":[74],"customized":[75],"multilevel":[76,96],"framework":[79],"MFS":[81],"that":[82,120],"integrates":[83],"logic":[84],"replication":[85],"with":[86,134],"topology-aware":[87],"optimization.":[88],"RePart":[89,121],"introduces":[90],"three":[91],"coordinated":[92],"innovations":[93],"across":[94],"the":[95,111,140],"pipeline:":[97],"FPGA-aware":[98],"dynamic":[99],"coarsening,":[100],"heat-value":[101],"guided":[102],"assignment,":[103],"replication-deletion":[105],"supported":[106],"refinement.":[107],"Extensive":[108],"experiments":[109],"Titan23":[112],"EDA":[114,141],"Elite":[115,142],"Challenge":[116,143],"Contest":[117],"benchmarks":[118],"show":[119],"reduces":[122],"total":[123],"hop":[124],"distance":[125],"by":[126],"52.3%":[127],"average":[129],"over":[130],"state-of-the-art":[131],"11.1x":[136],"speedup,":[137],"outperforms":[139],"winners.":[144],"Code":[145],"is":[146],"available":[147],"at:":[148],"https://github.com/Welement-zyf/RePart.":[149]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-04-03T00:00:00"}