{"id":"https://openalex.org/W7143377088","doi":"https://doi.org/10.48550/arxiv.2603.25969","title":"FireBridge: Cycle-Accurate Hardware + Firmware Co-Verification for Modern Accelerators","display_name":"FireBridge: Cycle-Accurate Hardware + Firmware Co-Verification for Modern Accelerators","publication_year":2026,"publication_date":"2026-03-26","ids":{"openalex":"https://openalex.org/W7143377088","doi":"https://doi.org/10.48550/arxiv.2603.25969"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2603.25969","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.25969","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2603.25969","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5130914658","display_name":"G Abarajithan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Abarajithan, G","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130942447","display_name":"Zhenghua Ma","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ma, Zhenghua","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130927040","display_name":"Francesco Restuccia","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Restuccia, Francesco","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5000231774","display_name":"Ryan Kastner","orcid":"https://orcid.org/0000-0001-9062-5570"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kastner, Ryan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7014999985694885,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7014999985694885,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.1842000037431717,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.014700000174343586,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.954200029373169},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6660000085830688},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6574000120162964},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5241000056266785},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.48089998960494995},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4375},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.4196000099182129},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4099999964237213}],"concepts":[{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.954200029373169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7718999981880188},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6660000085830688},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6574000120162964},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6074000000953674},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5241000056266785},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.48089998960494995},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4375},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.4196000099182129},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4099999964237213},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.3840000033378601},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38199999928474426},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3544999957084656},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.35260000824928284},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.319599986076355},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.3151000142097473},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30469998717308044},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30140000581741333},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.2944999933242798},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.27900001406669617},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.25450000166893005},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.2540000081062317},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.25279998779296875}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2603.25969","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.25969","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2603.25969","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.25969","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4156753420829773}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Hardware-firmware":[0],"integration":[1,149,173],"is":[2],"becoming":[3],"a":[4,63,133,184],"productivity":[5],"bottleneck":[6],"due":[7],"to":[8,34,46,137],"the":[9,96,143],"increasing":[10],"complexity":[11],"of":[12,31,135,158,178],"accelerators,":[13,159],"characterized":[14],"by":[15,94,174],"intricate":[16],"memory":[17,108,117],"hierarchies":[18],"and":[19,59,72,80,100,120,152,164,180,182],"firmware-intensive":[20],"execution.":[21],"While":[22],"numerous":[23],"verification":[24,81],"techniques":[25],"focus":[26],"on":[27,43,155],"early-stage,":[28],"approximate":[29],"modeling":[30],"such":[32,87,160],"systems":[33],"speed":[35],"up":[36,136],"initial":[37],"development,":[38],"developers":[39],"still":[40],"rely":[41],"heavily":[42],"FPGA":[44],"emulation":[45],"integrate":[47],"firmware":[48,71,77,97,154],"with":[49,103],"RTL/HLS":[50,151],"hardware,":[51],"resulting":[52],"in":[53,56,82,139],"significant":[54],"delays":[55],"debug":[57,140],"iterations":[58],"time-to-market.":[60],"We":[61,131],"present":[62],"fast,":[64],"cycle-accurate":[65],"co-verification":[66,177],"framework":[67],"that":[68],"bridges":[69],"production":[70,153],"RTL/gate-level":[73],"hardware.":[74],"FIREBRIDGE":[75,170],"enables":[76],"debugging,":[78],"profiling,":[79,116],"seconds":[83],"using":[84],"standard":[85],"simulators":[86],"as":[88,161],"VCS,":[89],"Vivado":[90],"Xsim,":[91],"or":[92],"Xcelium,":[93],"compiling":[95],"for":[98,127,147,190],"x86":[99],"bridging":[101],"it":[102],"simulated":[104],"subsystems":[105],"via":[106],"randomized":[107],"bridges.":[109],"Our":[110],"approach":[111],"provides":[112],"off-chip":[113],"data":[114],"movement":[115],"congestion":[118],"emulation,":[119],"register-level":[121],"protocol":[122],"testing,":[123],"which":[124],"are":[125],"critical":[126],"modern":[128],"accelerator":[129],"verification.":[130],"demonstrate":[132],"speedup":[134],"50x":[138],"iteration":[141],"over":[142],"conventional":[144],"FPGA-based":[145],"flow":[146],"system":[148,172],"between":[150],"various":[156],"types":[157],"systolic":[162],"arrays":[163],"CGRAs,":[165],"while":[166],"ensuring":[167],"functional":[168],"equivalence.":[169],"accelerates":[171],"supporting":[175],"robust":[176],"hardware":[179],"firmware,":[181],"promotes":[183],"structured,":[185],"parallel":[186],"development":[187],"workflow":[188],"tailored":[189],"teams":[191],"building":[192],"heterogeneous":[193],"computing":[194],"platforms.":[195],"Repository:":[196],"https://github.com/abarajithan11/axis-systolic-array/tree/master/firebridge":[197]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-03-31T00:00:00"}