{"id":"https://openalex.org/W7140442050","doi":"https://doi.org/10.48550/arxiv.2603.23910","title":"AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agents","display_name":"AnalogAgent: Self-Improving Analog Circuit Design Automation with LLM Agents","publication_year":2026,"publication_date":"2026-03-25","ids":{"openalex":"https://openalex.org/W7140442050","doi":"https://doi.org/10.48550/arxiv.2603.23910"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2603.23910","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.23910","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2603.23910","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010295626","display_name":"Zhixuan Bao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bao, Zhixuan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010951535","display_name":"Zhuoyi Lin","orcid":"https://orcid.org/0000-0003-4942-160X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lin, Zhuoyi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130676470","display_name":"Jiageng Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Jiageng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130712556","display_name":"Jinhai Hu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hu, Jinhai","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130638473","display_name":"Yuan Gao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gao, Yuan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059325642","display_name":"Yaoxin Wu","orcid":"https://orcid.org/0000-0002-3625-6599"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wu, Yaoxin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130685304","display_name":"Xiaoli Li","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li, Xiaoli","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5130686338","display_name":"Xun Xu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xu, Xun","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6317999958992004,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6317999958992004,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11948","display_name":"Machine Learning in Materials Science","score":0.07020000368356705,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.04800000041723251,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.579800009727478},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4918000102043152},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.44449999928474426},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4424999952316284},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4171000123023987},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41179999709129333},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.3343000113964081},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.31949999928474426}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7046999931335449},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.579800009727478},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4918000102043152},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.44449999928474426},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4424999952316284},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4171000123023987},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41179999709129333},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3343000113964081},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.31949999928474426},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3154999911785126},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.303600013256073},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.29679998755455017},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.289000004529953},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.28870001435279846},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.28610000014305115},{"id":"https://openalex.org/C2777466363","wikidata":"https://www.wikidata.org/wiki/Q17008971","display_name":"Design tool","level":2,"score":0.2806999981403351},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.26930001378059387},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.2685000002384186},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.267300009727478},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2667999863624573},{"id":"https://openalex.org/C2778096292","wikidata":"https://www.wikidata.org/wiki/Q1779650","display_name":"Design engineer","level":2,"score":0.2628999948501587},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.26159998774528503},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2612000107765198},{"id":"https://openalex.org/C58328972","wikidata":"https://www.wikidata.org/wiki/Q184609","display_name":"Expert system","level":2,"score":0.26109999418258667},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.25679999589920044},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.2524000108242035},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.25209999084472656},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.25200000405311584}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2603.23910","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.23910","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2603.23910","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.23910","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Recent":[0],"advances":[1],"in":[2,91],"large":[3],"language":[4],"models":[5,127,150],"(LLMs)":[6],"suggest":[7],"strong":[8],"potential":[9],"for":[10,68,97,151],"automating":[11],"analog":[12,69,153],"circuit":[13,70,154],"design.":[14],"Yet":[15],"most":[16],"LLM-based":[17,60],"approaches":[18],"rely":[19],"on":[20],"a":[21,53,75,132],"single-model":[22],"loop":[23],"of":[24],"generation,":[25,99],"diagnosis,":[26],"and":[27,36,80,93,119,139],"correction,":[28],"which":[29],"favors":[30],"succinct":[31],"summaries":[32],"over":[33],"domain-specific":[34],"insight":[35],"suffers":[37],"from":[38],"context":[39],"attrition":[40],"that":[41,57,145],"erases":[42],"critical":[43],"technical":[44],"details.":[45],"To":[46],"address":[47],"these":[48],"limitations,":[49],"we":[50],"propose":[51],"AnalogAgent,":[52],"training-free":[54],"agentic":[55],"framework":[56],"integrates":[58],"an":[59,88],"multi-agent":[61],"system":[62],"(MAS)":[63],"with":[64,117,122,125],"self-evolving":[65],"memory":[66],"(SEM)":[67],"design":[71,155],"automation.":[72,156],"AnalogAgent":[73,113,146],"coordinates":[74],"Code":[76],"Generator,":[77],"Design":[78],"Optimizer,":[79],"Knowledge":[81],"Curator":[82],"to":[83],"distill":[84],"execution":[85],"feedback":[86],"into":[87],"adaptive":[89],"playbook":[90],"SEM":[92],"retrieve":[94],"targeted":[95],"guidance":[96],"subsequent":[98],"enabling":[100],"cross-task":[101],"transfer":[102],"without":[103],"additional":[104],"expert":[105],"feedback,":[106],"databases,":[107],"or":[108],"libraries.":[109],"Across":[110],"established":[111],"benchmarks,":[112],"achieves":[114],"92%":[115],"Pass@1":[116,121,135,142],"Gemini":[118],"97.4%":[120],"GPT-5.":[123],"Moreover,":[124],"compact":[126],"(e.g.,":[128],"Qwen-8B),":[129],"it":[130],"yields":[131],"+48.8%":[133],"average":[134],"gain":[136],"across":[137],"tasks":[138],"reaches":[140],"72.1%":[141],"overall,":[143],"indicating":[144],"substantially":[147],"strengthens":[148],"open-weight":[149],"high-quality":[152]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-03-27T00:00:00"}