{"id":"https://openalex.org/W7140164193","doi":"https://doi.org/10.48550/arxiv.2603.21910","title":"Self-Heating and Parasitic Effects in Multi-Tier CFET Design","display_name":"Self-Heating and Parasitic Effects in Multi-Tier CFET Design","publication_year":2026,"publication_date":"2026-03-23","ids":{"openalex":"https://openalex.org/W7140164193","doi":"https://doi.org/10.48550/arxiv.2603.21910"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2603.21910","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.21910","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2603.21910","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Shahin, Sufia","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shahin, Sufia","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Benkhelifa, Mahdi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Benkhelifa, Mahdi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Chauhan, Yogesh Singh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chauhan, Yogesh Singh","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":null,"display_name":"Amrouch, Hussam","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Amrouch, Hussam","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.8518999814987183,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.8518999814987183,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.039799999445676804,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.024000000208616257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.9031000137329102},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.673799991607666},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.44749999046325684},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4185999929904938},{"id":"https://openalex.org/keywords/parasitic-element","display_name":"Parasitic element","score":0.4169999957084656},{"id":"https://openalex.org/keywords/substrate","display_name":"Substrate (aquarium)","score":0.40950000286102295},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.3982999920845032}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.9031000137329102},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.673799991607666},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5486999750137329},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.46720001101493835},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.44749999046325684},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.42730000615119934},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4219000041484833},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4185999929904938},{"id":"https://openalex.org/C71367568","wikidata":"https://www.wikidata.org/wiki/Q3363655","display_name":"Parasitic element","level":2,"score":0.4169999957084656},{"id":"https://openalex.org/C2777289219","wikidata":"https://www.wikidata.org/wiki/Q7632154","display_name":"Substrate (aquarium)","level":2,"score":0.40950000286102295},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39980000257492065},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.3982999920845032},{"id":"https://openalex.org/C105066941","wikidata":"https://www.wikidata.org/wiki/Q1424524","display_name":"Shallow trench isolation","level":4,"score":0.36719998717308044},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.35920000076293945},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.3546000123023987},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.34790000319480896},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.3330000042915344},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.296999990940094},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2597000002861023},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.2526000142097473}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2603.21910","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.21910","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2603.21910","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.21910","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"In":[0,183],"this":[1],"article,":[2],"we":[3],"study":[4],"the":[5,38,43,72,91,94,108,121,125,129,136,153,158,163,175,179,184,187,201,207,212,216,230,235,239],"impact":[6],"of":[7,13,18,80,107,142,215,242],"self-heating":[8],"effects":[9],"(SHEs)":[10],"and":[11,16,36,61,66,69,87,104,115,132,145,148,170,194,218,225],"middle":[12],"line":[14,19],"(MOL)":[15],"back-end":[17],"(BEOL)":[20],"induced":[21],"parasitics":[22],"on":[23],"multi-tier":[24],"CFET":[25,40,110],"design,":[26],"where":[27],"multiple":[28],"nanosheet":[29],"devices":[30,106,134],"are":[31,57,192],"vertically":[32],"stacked.":[33],"We":[34],"analyze":[35,62],"compare":[37],"4-tier":[39,137,159,208],"design":[41,138,209],"with":[42,84,244],"conventional":[44,236],"2-tier":[45,109,180,202,237],"CFET,":[46],"using":[47],"TCAD":[48,55],"models":[49,79],"calibrated":[50],"to":[51,59,70,120,206,229],"experimental":[52],"measurements.":[53],"Additionally,":[54],"simulations":[56],"used":[58],"model":[60],"SHE-induced":[63],"heat":[64,127,150],"distribution":[65],"temperature":[67,96],"profiles":[68],"extract":[71],"detailed":[73],"parasitic":[74,165,189,232,245],"RC":[75,190],"network":[76],"from":[77,124],"3D":[78],"CMOS":[81,161],"inverters":[82,221],"designed":[83],"full":[85],"MOL":[86],"BEOL":[88],"interconnects.":[89],"At":[90],"device":[92],"level,":[93],"maximum":[95],"rise":[97],"(TMAX)":[98],"caused":[99],"by":[100,223],"SHE":[101],"in":[102,135,152,157,174,178,200],"nFET":[103,131],"pFET":[105,133],"architecture":[111],"is":[112,247],"62":[113],"K":[114,144,147],"74":[116],"K,":[117],"respectively.":[118],"Due":[119],"increased":[122],"distance":[123],"substrate":[126],"sink,":[128],"upper-tier":[130],"show":[139],"higher":[140,173],"TMAX":[141],"83.5":[143],"98.5":[146],"more":[149],"trapping":[151],"stacked":[154],"layers.":[155],"Furthermore,":[156],"CFET-based":[160,181],"inverters,":[162],"BEOL-induced":[164],"RCs":[166,246],"are,":[167],"respectively,":[168,198,227],"10":[169],"6.5":[171],"times":[172,196],"top-tier":[176],"than":[177,199],"inverters.":[182,203],"bottom":[185,219],"tier,":[186],"corresponding":[188,240],"elements":[191],"6.26":[193],"2":[195],"higher,":[197],"Finally,":[204],"compared":[205],"without":[210],"parasitics,":[211],"propagation":[213],"delay":[214,243],"top":[217],"tier":[220],"increases":[222],"10%":[224],"8.2%,":[226],"due":[228],"interconnect":[231],"RCs.":[233],"For":[234],"inverter,":[238],"degradation":[241],"37.25%.":[248]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-03-25T00:00:00"}