{"id":"https://openalex.org/W7138870858","doi":"https://doi.org/10.48550/arxiv.2603.17208","title":"SYMDIREC: A Neuro-Symbolic Divide-Retrieve-Conquer Framework for Enhanced RTL Synthesis and Summarization","display_name":"SYMDIREC: A Neuro-Symbolic Divide-Retrieve-Conquer Framework for Enhanced RTL Synthesis and Summarization","publication_year":2026,"publication_date":"2026-03-17","ids":{"openalex":"https://openalex.org/W7138870858","doi":"https://doi.org/10.48550/arxiv.2603.17208"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2603.17208","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.17208","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2603.17208","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5130197277","display_name":"Prashanth Vijayaraghavan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vijayaraghavan, Prashanth","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5099082770","display_name":"Apoorva Nitsure","orcid":"https://orcid.org/0009-0000-8964-4862"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nitsure, Apoorva","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129756280","display_name":"Luyao Shi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shi, Luyao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015811754","display_name":"Charles Mackin","orcid":"https://orcid.org/0000-0001-8413-5583"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mackin, Charles","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130060831","display_name":"Ashutosh Jadhav","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jadhav, Ashutosh","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020179679","display_name":"David Beymer","orcid":"https://orcid.org/0000-0002-9491-4967"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Beymer, David","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069189041","display_name":"Ehsan Degan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Degan, Ehsan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5082917950","display_name":"Vandana Mukherjee","orcid":"https://orcid.org/0000-0002-8189-328X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mukherjee, Vandana","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6442000269889832,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6442000269889832,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.1428000032901764,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.06480000168085098,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-summarization","display_name":"Automatic summarization","score":0.7501999735832214},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6097000241279602},{"id":"https://openalex.org/keywords/symbolic-execution","display_name":"Symbolic execution","score":0.6004999876022339},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5760999917984009},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.5098999738693237},{"id":"https://openalex.org/keywords/symbolic-data-analysis","display_name":"Symbolic data analysis","score":0.48420000076293945},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.451200008392334},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.3935999870300293}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8098000288009644},{"id":"https://openalex.org/C170858558","wikidata":"https://www.wikidata.org/wiki/Q1394144","display_name":"Automatic summarization","level":2,"score":0.7501999735832214},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6646999716758728},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6097000241279602},{"id":"https://openalex.org/C2779639559","wikidata":"https://www.wikidata.org/wiki/Q7661178","display_name":"Symbolic execution","level":3,"score":0.6004999876022339},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5760999917984009},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.5098999738693237},{"id":"https://openalex.org/C65620979","wikidata":"https://www.wikidata.org/wiki/Q7661176","display_name":"Symbolic data analysis","level":2,"score":0.48420000076293945},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.451200008392334},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.3935999870300293},{"id":"https://openalex.org/C195324797","wikidata":"https://www.wikidata.org/wiki/Q33742","display_name":"Natural language","level":2,"score":0.38019999861717224},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.35350000858306885},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.3488999903202057},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3479999899864197},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.33889999985694885},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.33480000495910645},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.3192000091075897},{"id":"https://openalex.org/C2780091387","wikidata":"https://www.wikidata.org/wiki/Q6865201","display_name":"Minichromosome","level":4,"score":0.30660000443458557},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.289900004863739},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.275299996137619},{"id":"https://openalex.org/C2776187449","wikidata":"https://www.wikidata.org/wiki/Q1513879","display_name":"Natural language generation","level":3,"score":0.27239999175071716},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.27070000767707825},{"id":"https://openalex.org/C48859967","wikidata":"https://www.wikidata.org/wiki/Q6486712","display_name":"Language construct","level":2,"score":0.266400009393692},{"id":"https://openalex.org/C195344581","wikidata":"https://www.wikidata.org/wiki/Q2555318","display_name":"Automated reasoning","level":2,"score":0.25270000100135803},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.2517000138759613}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2603.17208","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.17208","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2603.17208","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.17208","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Register-Transfer":[0],"Level":[1],"(RTL)":[2],"synthesis":[3,91],"and":[4,27,35,69,79,92,100],"summarization":[5,97],"are":[6],"central":[7],"to":[8,21],"hardware":[9],"design":[10],"automation":[11],"but":[12],"remain":[13],"challenging":[14],"for":[15,90,96],"Large":[16],"Language":[17],"Models":[18],"(LLMs)":[19],"due":[20],"rigid":[22],"HDL":[23],"syntax,":[24],"limited":[25],"supervision,":[26],"weak":[28],"alignment":[29],"with":[30],"natural":[31],"language.":[32],"Existing":[33],"prompting":[34,99],"retrieval-augmented":[36],"generation":[37],"(RAG)":[38],"methods":[39],"have":[40],"not":[41],"incorporated":[42],"symbolic":[43,60,107],"planning,":[44],"limiting":[45],"their":[46],"structural":[47],"precision.":[48],"We":[49],"introduce":[50],"SYMDIREC,":[51],"a":[52,66],"neuro-symbolic":[53],"framework":[54],"that":[55],"decomposes":[56],"RTL":[57,110],"tasks":[58],"into":[59],"subgoals,":[61],"retrieves":[62],"relevant":[63],"code":[64],"via":[65],"fine-tuned":[67],"retriever,":[68],"assembles":[70],"verified":[71],"outputs":[72],"through":[73],"LLM":[74,82],"reasoning.":[75],"Supporting":[76],"both":[77],"Verilog":[78],"VHDL":[80],"without":[81],"fine-tuning,":[83],"SYMDIREC":[84],"achieves":[85],"~20%":[86],"higher":[87],"Pass@1":[88],"rates":[89],"15-20%":[93],"ROUGE-L":[94],"improvements":[95],"over":[98],"RAG":[101],"baselines,":[102],"demonstrating":[103],"the":[104],"benefits":[105],"of":[106],"guidance":[108],"in":[109],"tasks.":[111]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-03-20T00:00:00"}